Instruction level power model of microcontrollers
作者： C. Chakrabarti , D. Gaitonde
DOI: 10.1109/ISCAS.1999.777809
关键词: Electric power system 、 Component-based software engineering 、 Energy (signal processing) 、 Correctness 、 Microcontroller 、 Computer engineering 、 Computer science 、 Low-power electronics 、 Embedded system 、 Energy consumption 、 Instruction set
摘要: In the design of low power systems, it is important to analyze and optimize both hardware software component system. To evaluate system, a good instruction-level energy model essential. this paper we present methodology for instruction level modelling microcontrollers using gate estimation tools. We use microcontroller, M68HC11, illustrate method. study two different implementations microcontroller show that consumption each quite different. Our reveals data correlation does not significantly affect most instructions. Finally, correctness by running some sample programs showing predicted estimates are close actual estimates.
elsevier.com
sci-hub.se 参考文章(8)
Catherine H. Gebotys, Robert J. Gebotys, An empirical comparison of algorithmic, instruction, and architectural power prediction models for high performance embedded DSP processors international symposium on low power electronics and design. pp. 121- 123 ,(1998) , 10.1145/280756.280824
P.E. Landman, J.M. Rabaey, Activity-sensitive architectural power analysis IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 15, pp. 571- 587 ,(1996) , 10.1109/43.503928
Huzefa Mehta, Robert Michael Owens, Mary Jane Irwin, Instruction level power profiling international conference on acoustics speech and signal processing. ,vol. 6, pp. 3326- 3329 ,(1996) , 10.1109/ICASSP.1996.550589
J.T. Russell, M.F. Jacome, Software power estimation and optimization for high performance, 32-bit embedded processors international conference on computer design. pp. 328- 333 ,(1998) , 10.1109/ICCD.1998.727070
Vivek Tiwari, Sharad Malik, Andrew Wolfe, Mike Tien-Chien Lee, Instruction level power analysis and optimization of software signal processing systems. ,vol. 13, pp. 223- 238 ,(1996) , 10.1007/BF01130407
Mike Tien-Chien Lee, V. Tiwari, S. Malik, M. Fujita, Power analysis and minimization techniques for embedded DSP software IEEE Transactions on Very Large Scale Integration Systems. ,vol. 5, pp. 123- 135 ,(1997) , 10.1109/92.555992
V. Tiwari, S. Malik, A. Wolfe, Power analysis of embedded software: a first step towards software power minimization IEEE Transactions on Very Large Scale Integration Systems. ,vol. 2, pp. 437- 445 ,(1994) , 10.1109/92.335012
Gebotysu, Gebotys, An empirical comparison of algorithmic, instruction, and architectural power prediction models for high performance embedded DSP processors international symposium on low power electronics and design. pp. 121- 123 ,(1998)