Process Variation and Voltage Scaling Optimization Techniques for Processing Signals Using Multirate
作者： Rajendra M. Rewatkar , Sajay L. Badjate
关键词: Full custom 、 Signal processing 、 Process variation 、 Electronic circuit 、 Computer science 、 Logic synthesis 、 Digital signal processing 、 Very-large-scale integration 、 Electronic engineering 、 Circuit design
摘要: A Paper presents new scaling techniques of multirate digital signal processing system. It has been done with 0.45 nm synopsis tool and AMI 0.6 um TSMC 0.25 technology at different voltages. All basic Multirate modules are design using Active-HDL QUARTUS-II platform then it is synthesized on FPGA Alter a DE-1 kit. For the optimization coefficient transistor level circuits simulated cadence platform. The circuit verified implemented successfully for low power high speed. proposed methodology provides systematic speed operation supply. Authors have up sampler, down interpolator decimator which given full custom topology level. observations parameters area, taken voltages technology. Finally, implementation report presented.
sci-hub.se 参考文章(13)
Shyh-Jye Jou, Shou-Yang Wu, Chorng-Kuang Wang, Low-power multirate IF digital frequency down converter international symposium on vlsi technology systems and applications. pp. 231- 234 ,(1999) , 10.1109/VTSA.1999.786042
Ahmed Shahein, Qiang Zhang, Niklas Lotze, Yiannos Manoli, A Novel Hybrid Monotonic Local Search Algorithm for FIR Filter Coefficients Optimization IEEE Transactions on Circuits and Systems I-regular Papers. ,vol. 59, pp. 616- 627 ,(2012) , 10.1109/TCSI.2011.2165409
Yevgen Voronenko, Markus Püschel, Multiplierless multiple constant multiplication ACM Transactions on Algorithms. ,vol. 3, pp. 11- ,(2007) , 10.1145/1240233.1240234
Levent Aksoy, Cristiano Lazzari, Eduardo Costa, Paulo Flores, José Monteiro, Design of Digit-Serial FIR Filters: Algorithms, Architectures, and a CAD Tool IEEE Transactions on Very Large Scale Integration Systems. ,vol. 21, pp. 498- 511 ,(2013) , 10.1109/TVLSI.2012.2188917
R. M. Rewatkar, S. L. Badjate, A Design Approach of Low Power VLSI for Downsampler Using Multirate Technique international conference on communication systems and network technologies. pp. 727- 731 ,(2013) , 10.1109/CSNT.2013.155
H. Samueli, T.-J. Lin, A VLSI architecture for a universal high-speed multirate FIR digital filter with selectable power-of-two decimation/interpolation ratios international conference on acoustics, speech, and signal processing. pp. 1813- 1816 ,(1991) , 10.1109/ICASSP.1991.150697
Levent Aksoy, Eduardo da Costa, Paulo Flores, JosÉ Monteiro, Exact and Approximate Algorithms for the Optimization of Area and Delay in Multiple Constant Multiplications IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 27, pp. 1013- 1026 ,(2008) , 10.1109/TCAD.2008.923242
A.G. Dempster, M.D. Macleod, Use of minimum-adder multiplier blocks in FIR digital filters IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing. ,vol. 42, pp. 569- 577 ,(1995) , 10.1109/82.466647
H.T. Nguyen, A. Chattejee, Number-splitting with shift-and-add decomposition for power and hardware optimization in linear DSP synthesis IEEE Transactions on Very Large Scale Integration Systems. ,vol. 8, pp. 419- 424 ,(2000) , 10.1109/92.863621
An-Yeu Wu, K.J. Ray Liu, Zhongying Zhang, Kazuo Nakajima, Arun Raghupathy, Low-power design methodology for DSP systems using multirate approach international symposium on circuits and systems. ,vol. 4, pp. 292- 295 ,(1996) , 10.1109/ISCAS.1996.541959