Cache memory address apparatus
作者： Edward Harada
DOI:
关键词: Address space 、 Cache 、 Translation lookaside buffer 、 Page cache 、 Cache pollution 、 Cache coloring 、 Operating system 、 Cache algorithms 、 Computer science 、 Page table
摘要: In a processor system with virtual memory organization and cache table storing the physical addresses corresponding to most-recenty used addresses, access is enhanced by associating upper lower MSB portions of address an associated address. The separate are placed in storage devices. Each device addressed respective portions. A stores translated from locations which were translated.
google.co.uk 参考文章(16)
Robert P. Fletcher, Second level cache replacement method and apparatus ,(1981)
Philip Broughton, Hierarchical data storage system ,(1980)
Hiroshi Nakamura, Segmented one and two level paging address translation system ,(1983)
Andrew R. Heller, Ronald M. Smith, Patrick M. Gannon, Synonym control means for multiple virtual storage systems ,(1977)
Kenichi Shiozaki, Makoto Kishi, Kanji Kubo, Tomoatsu Yanagita, Control system for updating a change bit ,(1983)
Gary A. Woffinden, Translation of virtual and real addresses to system addresses ,(1983)
Wing N. Toy, Cache addressing arrangement in a computer system ,(1981)
Thomas O. Curlee, Ethel L. Richardson, Bruce L. McGilvray, Robert J. Bullions, Peter H. Gum, Virtual machine system with guest architecture emulation using hardware TLB's for plural level address translations ,(1981)
Thomas O. Holtey, Kin C. Yu, Robert C. Miller, Computer system having a paging apparatus for mapping virtual addresses to real addresses for a memory of a multiline communications controller ,(1979)
Edwin P. Fisher, James W. Keeley, John L. Curley, Multilevel cache system with graceful degradation capability ,(1982)