Method and apparatus for determining cache storage locations based on latency requirements
作者： Sherman H. Yip , Gideon N. Levinsky , Paul Caprioli
DOI:
关键词:
摘要: A method for determining whether to store binary information in a fast way or slow of cache is disclosed. The includes receiving block be stored memory having plurality ways. ways first subset and second ways, wherein access by execution core from one the has lower latency time than further determining, based on predetermined more parameters associated with information, into set
lens.org 参考文章(16)
Steven C. McMahan, Branch processing unit with target cache read prioritization protocol for handling multiple hits ,(1996)
David H. Asher, Richard E. Kessler, Brian Lilly, Stephen C. Root, Fast lane prefetching ,(2000)
Warren L. Saltz, Anthony S. Vezza, Method and apparatus for disabling and diagnosing cache memory storage locations ,(1977)
Thang M. Tran, James K. Pickett, Way prediction unit and a method for operating the same ,(1997)
John Zedlewski, Carl Waldspurger, Utilizing cache information to manage memory access and cache utilization ,(2006)
James S. Roberts, James K. Pickett, Superscalar microprocessor employing away prediction structure ,(1995)
Thang M. Tran, Way prediction logic for cache array ,(1999)
David B. Witt, Fast linear tag validation unit for use in microprocessor ,(1997)
David B. Witt, Rajiv M. Hattangadi, Data cache which speculatively updates a predicted data cache storage location with store data and subsequently corrects mispredicted updates ,(1995)
Chung-Lung Kevin Shum, Jennifer A. Navarro, Aaron Tsai, Ka Shan Choy, Method, system, and computer program product for cross-invalidation handling in a multi-level private cache ,(2008)