NoC-Based Thread Synchronization in a Custom Manycore System
作者： Alessandro Cilardo , Mirko Gagliardi , Daniele Passaretti
DOI: 10.1007/978-3-319-69835-9_63
关键词: Synchronization (computer science) 、 Control unit 、 Computer science 、 Computer architecture
摘要: This workshop paper presents an efficient hardware support for thread synchronization in a customized manycore system developed within the MANGO H2020 project. The solution relies on distributed master and lightweight control unit core side, using hardware-level messages thus avoiding memory accesses. It supports multiple barriers different application kernels executed simultaneously. results NoC sizes provide indications about reduced times area overheads incurred by our solution.
springer.com
core.ac.uk
sci-hub.st 参考文章(22)
Mario Barbareschi, Antonino Mazzeo, Antonino Vespoli, Network Traffic Analysis Using Android on a Hybrid Computing Architecture Algorithms and Architectures for Parallel Processing. pp. 141- 148 ,(2013) , 10.1007/978-3-319-03889-6_16
Dipl.-Inf. Torsten Hoefler, Prof.-Dr. Wolfgang Rehm, Dipl.-Inf. Frank Mietke, Dipl.-Inf. Torsten Mehlan, A Survey of Barrier Algorithms for Coarse Grained Supercomputers ,(2005)
David E. Culler, Jaswinder Pal Singh, Anoop Gupta, Parallel Computer Architecture: A Hardware/Software Approach ,(1998)
Alessandro Cilardo, Edoardo Fusella, Luca Gallo, Antonino Mazzeo, Automated synthesis of FPGA-based heterogeneous interconnect topologies field-programmable logic and applications. pp. 1- 8 ,(2013) , 10.1109/FPL.2013.6645494
Alessandro Cilardo, Edoardo Fusella, Luca Gallo, Antonino Mazzeo, Exploiting Concurrency for the Automated Synthesis of MPSoC Interconnects international cryptology conference. ,vol. 14, pp. 57- ,(2015) , 10.1145/2700075
Jose L. Abellan, Juan Fernandez, Manuel E. Acacio, Efficient Hardware Barrier Synchronization in Many-Core CMPs IEEE Transactions on Parallel and Distributed Systems. ,vol. 23, pp. 1453- 1466 ,(2012) , 10.1109/TPDS.2011.304
Antonino Mazzeo, Luca Gallo, Alessandro Cilardo, Edoardo Fusella, Joint communication scheduling and interconnect synthesis for FPGA-based many-core systems design, automation, and test in europe. pp. 1- 4 ,(2014) , 10.5555/2616606.2617087
M. Monchiero, G. Palermo, C. Silvano, O. Villa, Efficient Synchronization for Embedded On-Chip Multiprocessors IEEE Transactions on Very Large Scale Integration Systems. ,vol. 14, pp. 1049- 1062 ,(2006) , 10.1109/TVLSI.2006.884147
Weirong Zhu, Vugranam C Sreedhar, Ziang Hu, Guang R. Gao, Synchronization state buffer Proceedings of the 34th annual international symposium on Computer architecture - ISCA '07. ,vol. 35, pp. 35- 45 ,(2007) , 10.1145/1250662.1250668
Mario Barbareschi, Ermanno Battista, Nicola Mazzocca, Sridhar Venkatesan, A hardware accelerator for data classification within the sensing infrastructure information reuse and integration. pp. 400- 405 ,(2014) , 10.1109/IRI.2014.7051917