Cache coherence directory in multi-processor architectures
作者： Yan Solihin
DOI:
关键词: Cache algorithms 、 Parallel computing 、 Bus sniffing 、 MESI protocol 、 Cache 、 Cache coloring 、 Page cache 、 Cache pollution 、 Computer network 、 Computer science 、 Cache invalidation
摘要: Technologies are generally described for a cache coherence directory in multi-processor architectures. In an example, die may receive request particular block. The determine block aging threshold relating to likelihood that data blocks, including the block, stored one or more caches die. further analyze memory identify indicated as storing and number of misses cache. time when event occurred whether send based on threshold, event, misses.
lens.org 参考文章(39)
Naveen Cherukuri, Ioannis T. Schoinas, Akhilesh Kumar, Ching-Tsun Chou, Seungjoon Park, Adaptive cache organization for chip multiprocessors ,(2008)
Hyunjin A. Lee, FAULT- AND YIELD-AWARE ON-CHIP MEMORY DESIGN AND MANAGEMENT ,(2011)
Yan Solihin, Virtual cache directory in multi-processor architectures ,(2012)
Vyacheslav V. Malyugin, Mark G. Gritter, Kieran J. Harty, Brandon W. Salmon, Zubin D. Dittia, Raj A. Sudarsanam, Hybrid file system for virtual machine storage ,(2011)
Yan Solihin, Domain based cache coherence protocol ,(2009)
Thomas H. Matson, Ranjit B. Pandit, Clive G. Cook, Jason P. Gross, Network with distributed shared memory ,(2008)
Alberto Ros Bardisa, Efficient and Scalable Cache Coherence for Many-Core Chip Multiprocessors TDR (Tesis Doctorales en Red). ,(2009)
Sagnik Nandy, David White, Kevin Damm, Dynamically generating aggregate tables ,(2010)
Keitaro Uehara, Hideya Akashi, Toru Shonai, Yuji Tsushima, Naoki Hamanaka, Tsuyoshi Tanaka, Node controller for performing cache coherence control and memory-shared multiprocessor system ,(2000)
Nimrod Megiddo, Dharmendra Shantilal Modha, System and method for implementing an adaptive replacement cache policy ,(2002)