Virtual cache directory in multi-processor architectures
作者： Yan Solihin
DOI:
关键词:
摘要: Technologies generally described herein relate to cache directories in multi-core processors. Various examples may include, methods, systems, and devices. A first tile receive a request transfer thread from the second tile. An instruction be sent map virtual identifier identifiers of caches tiles. The transferred Thereafter, generated for data block. After determination that block is not stored tile's cache, mapped identifiers,
lens.org 参考文章(21)
Theron D. Tock, Thomas K. Wong, Multi-threaded processing system having a cache that is commonly accessible to each thread ,(1995)
Yan Solihin, Accelerating cache state transfer on a directory-based multicore architecture ,(2010)
Martin Vorbach, System and method for a cache in a multi-core processor ,(2010)
Yan Solihin, Domain based cache coherence protocol ,(2009)
Thomas Fischer, Method and apparatus for tile mapping techniques ,(2009)
Gautham Chinya, Per Hammarlund, Xiang Zou, Shivnandan D. Kaushik, Xinmin Tian, Bryant Bigbee, Ed Grochowski, James Paul Held, Scott Dion Rodgers, Hong Wang, Anil Aggarwal, Baiju V. Patel, Prashant Sethi, Richard Andrew Hankins, John Shen, Mechanism for instruction set based thread execution on a plurality of instruction sequencers ,(2005)
Yan Solihin, Data storage and access in multi-core processor architectures ,(2009)
Gaurav Singh, Daniel Chen, Dave Hass, Systems and methods for utilizing an extended translation look-aside buffer having a hybrid memory structure ,(2010)
Alberto Ros, Manuel E., Jose M., Cache Coherence Protocols for Many-Core CMPs InTech. ,(2010) , 10.5772/9454