Dynamically Determining the Profitability of Direct Fetching in a Multicore Architecture
作者： Yan Solihin
DOI:
关键词: Operating system 、 Directory 、 Cache 、 Multicore architecture 、 Computer science 、 Profitability index 、 Multi-core processor 、 Cache miss 、 Thread (computing) 、 Parallel computing
摘要: Technologies are generally described herein for determining a profitability of direct fetching in multicore processor. The processor may include first and second tile. tile core cache. core, cache, fetch location pointer register (FLPR). migrate thread executing on the to core. store cache FLPR. execute identify miss block determine whether indicates or directory-based fetching. perform based determination.
lens.org 参考文章(8)
Thomas M. Conte, Andrew Wolfe, Thread shift: allocating threads to cores ,(2009)
Grigorios Magklis, José González, Qiong Cai, Pedro Chaparro Monferrer, Antonio González, Thread migration to improve power efficiency in a parallel processing environment ,(2011)
P. Chaparro, J. Gonzalez, A. Gonzalez, Thermal-aware clustered microarchitectures international conference on computer design. pp. 48- 53 ,(2004) , 10.1109/ICCD.2004.1347897
Tong Li, Paul Brett, Rob Knauerhase, David Koufaty, Dheeraj Reddy, Scott Hahn, Operating system support for overlapping-ISA heterogeneous multi-core architectures high-performance computer architecture. pp. 1- 12 ,(2010) , 10.1109/HPCA.2010.5416660
Michael D. Powell, Arijit Biswas, Shantanu Gupta, Shubhendu S. Mukherjee, Architectural core salvaging in a multi-core processor for hard-error tolerance Proceedings of the 36th annual international symposium on Computer architecture - ISCA '09. ,vol. 37, pp. 93- 104 ,(2009) , 10.1145/1555754.1555769
M. Aater Suleman, Onur Mutlu, Moinuddin K. Qureshi, Yale N. Patt, Accelerating critical section execution with asymmetric multi-core architectures Proceeding of the 14th international conference on Architectural support for programming languages and operating systems - ASPLOS '09. ,vol. 44, pp. 253- 264 ,(2009) , 10.1145/1508244.1508274
Mohammad Hammoud, Sangyeun Cho, Rami Melhem, ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors High Performance Embedded Architectures and Compilers. pp. 355- 372 ,(2009) , 10.1007/978-3-540-92990-1_26