Microarchitectural Approaches for Optimizing Power and Profitability in Multi-core Processors

作者： Abhishek Das

DOI:

关键词: Engineering 、 Profitability index 、 Computer architecture 、 Power (physics) 、 Multi-core processor

摘要:

暂无可下载资源，当前可以选择系统获取到有开放资源时通知我或者直接发起求助文献求助

参考文章(42)

S.S. Mukherjee, P. Bannon, S. Lang, A. Spink, D. Webb, The Alpha 21364 network architecture IEEE Micro. ,vol. 22, pp. 26- 35 ,(2002) , 10.1109/40.988687

Javier Merino, Valentín Puente, Pablo Prieto, José Ángel Gregorio, SP-NUCA: a cost effective dynamic non-uniform cache architecture ACM Sigarch Computer Architecture News. ,vol. 36, pp. 64- 71 ,(2008) , 10.1145/1399972.1399973

Koushik Niyogi, Diana Marculescu, Speed and voltage selection for GALS systems based on voltage/frequency islands Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC '05. ,vol. 1, pp. 292- 297 ,(2005) , 10.1145/1120725.1120852

Seung Hoon Choi, Bipul C. Paul, Kaushik Roy, Novel sizing algorithm for yield improvement under process variation in nanometer technology design automation conference. pp. 454- 459 ,(2004) , 10.1145/996566.996695

Animesh Datta, Swarup Bhunia, Jung Hwan Choi, Saibal Mukhopadhyay, Kaushik Roy, Speed binning aware design methodology to improve profit under parameter variations Proceedings of the 2006 conference on Asia South Pacific design automation - ASP-DAC '06. pp. 712- 717 ,(2006) , 10.1145/1118299.1118466

Thomas Y. Yeh, Glenn Reinman, Fast and fair: data-stream quality of service compilers, architecture, and synthesis for embedded systems. pp. 237- 248 ,(2005) , 10.1145/1086297.1086328

Rajeev R. Rao, D. Blaauw, D. Sylvester, A. Devgan, Modeling and analysis of parametric yield under power and performance constraints IEEE Design & Test of Computers. ,vol. 22, pp. 376- 385 ,(2005) , 10.1109/MDT.2005.89

Abhishek Tiwari, Smruti R. Sarangi, Josep Torrellas, ReCycle: Proceedings of the 34th annual international symposium on Computer architecture - ISCA '07. ,vol. 35, pp. 323- 334 ,(2007) , 10.1145/1250662.1250703

David H. Albonesi, Selective cache ways: on-demand cache resource allocation international symposium on microarchitecture. pp. 248- 259 ,(1999) , 10.5555/320080.320119

10.

Colby Ranger, Ramanan Raghuraman, Arun Penmetsa, Gary Bradski, Christos Kozyrakis, Evaluating MapReduce for Multi-core and Multiprocessor Systems high-performance computer architecture. pp. 13- 24 ,(2007) , 10.1109/HPCA.2007.346181

Microarchitectural Approaches for Optimizing Power and Profitability in Multi-core Processors

来源期刊

我的账户

Microarchitectural Approaches for Optimizing Power and Profitability in Multi-core Processors

来源期刊

相似文章 1

Dynamically Determining the Profitability of Direct Fetching in a Multicore Architecture

我的账户