Multi-phase clock signal generators and methods of generating multi-phase clock signals
作者： Soo-Hyoung Lee
DOI:
关键词: Synchronous circuit 、 Clock drift 、 Clock domain crossing 、 Clock gating 、 CPU multiplier 、 Computer science 、 Digital clock manager 、 Clock signal 、 Electronic engineering 、 Self-clocking signal
摘要: A multi-phase clock signal generator provides multiple signals from an input signal, the being inverted one another and having substantially same delay duty cycle characteristics. Methods of generating are also provided.
lens.org 参考文章(13)
Wen-Tsung Fred Tang, Paul G. Schnizlein, CMOS d-type flip-flop circuits ,(1985)
Stanley Jeh-Chun Ma, Duty-cycle regulator ,(2001)
Seiji Kato, Hisami Tanaka, Yoshihisa Takayama, Akihiko Ito, Clock generator circuit ,(1981)
Hirohisa Machida, Takeo Nakabayashi, Periodic signal generator circuit ,(1987)
Hiroshi Yamaguchi, Non-overlapping two-phase signal generator ,(1997)
Rajakrishnan Radjassamy, Post-silicon methods for adjusting the rise/fall times of clock edges ,(2000)
Christian Cabinet Ballot-Schmit Kassapian, Voltage boosting circuit of the charge pump type with bootstrap oscillator ,(1993)
Gary L. Swoboda, Jason A.T. Jones, Circuit and method for generating non-overlapping clock signals for an integrated circuit ,(1996)
Daniel J. Kouba, LSSD Compatible clock driver ,(1982)
Jong Hoon Park, Kyung Yul Kim, Non-overlaping signal generation circuit ,(1995)