Powered testing of mixed conventional/boundary-scan logic

作者: Kenneth P. Parker , Kenneth E. Posse

DOI:

关键词: Interval (mathematics)Forcing (recursion theory)Cartesian coordinate systemPrinted circuit boardTopologyNode (computer science)Logic stateBoundary scanMathematicsTest methodReal-time computing

摘要: A method for testing a circuit board having both boundary-scan and non-boundary-scan devices is provided. The test distinguishes nodes from uses cartesian coordinates (X,Y) of every pin device on the to determine number sets that are within predetermined distance "R" coupled node. grouped into "independent" groups which can be tested in parallel. cycle performed by independent parallel forcing drivers first logic state, each another state brief interval. Receivers capture response vector during interval, scanned out evaluation. reflects has failed, coordinate data giving precise location any faulty node(s) returned user.

参考文章(28)
Roger M Boatman, Melvin R Hall, In circuit electronic component tester ,(1972)
James K. Mathewes, Craig A. Chancellor, H. Frank Howes, Transient and intermittent fault insertion ,(1989)
Jr. Lee D. Whetsel, Integrated test circuit ,(1989)
Fred C C O Mrs N Sab Sabernick, Mizanur Mohammed Rahman, Jeff A Sprouse, Scannable interface to non-scannable microprocessor ,(1994)
John G. Deshayes, Gordon D. Robinson, Method for testing mixed scan and non-scan circuitry ,(1990)
Chi W. Yau, Najmi T. Jarwala, Method and apparatus for testing circuit boards ,(1990)