Configurable width buffered module having switch elements

作者: Richard Perego , Fred Ware , Ely Tsern

DOI:

关键词: Auxiliary memoryRegistered memoryMemory controllerCrossbar switchMemory bankSense amplifierSemiconductor memoryEngineeringComputer hardwareMemory module

摘要: A memory system architecture/interconnect topology includes a configurable width buffered module having buffer device with at least one switch element. device, such as is positioned between or integrated circuit on substrate surface of module, DIMM. element off and two transistors in embodiments the invention. One more elements are coupled to channels allow for upgrades modules system. An asymmetrical allows increasing number than without adding serially each channel. Switch ranks system, while also achieving many benefits associated point-to-point topology.

参考文章(167)
Eugene H. Cloud, Internal buffered bus for a drum ,(1997)
Stephen V. Kosonocky, Seiji Munetoh, Yasunao Katayama, Intelligent media memory statically mapped in unified memory architecture ,(1997)
Michael B. Raynham, Hans A. Wiggers, Radial arm memory bus for a high availability computer system ,(1999)
Billy R. Poston, Arthur M. Richard, Charles F. Pavey, Method for establishing and maintaining a nodal network in a communication system ,(1989)
Puthiya K. Nizar, Khong S. Foo, Method and apparatus for supporting SDRAM memory ,(1999)
Stephen A. Moyer, William A. Wulf, Charles Young Hitchcock, Andrew J. Schwab, Robert Klenke, Sally A. McKee, James Aylor, Method and device for maximizing memory system bandwidth by accessing data in a dynamically determined order ,(1997)
Barry A. Maskas, Jeffrey A. Metzger, Update vs. invalidate policy for a snoopy bus protocol ,(1994)