Multistream processing memory-and barrier-synchronization method and apparatus
作者： William T. Moore , Steven L. Scott , James R. Kohn , Brick Stephenson , Gregory J. Faanes
DOI:
关键词: Queue 、 Data synchronization 、 Consistency model 、 Computer science 、 Parallel computing 、 Computer hardware
摘要: A method and apparatus to provide specifiable ordering between among vector scalar operations within a single streaming processor (SSP) via local synchronization (Lsync) instruction that operates relaxed memory consistency model. Various aspects of model are described. Further, combined barrier (Msync) for multistreaming (MSP) system is Also, global (Gsync) provides even outside MSP Advantageously, the pipeline or queue pending requests does not need be drained before operation, nor it required refrain from determining addresses inserting subsequent accesses into pipeline.
lens.org 参考文章(133)
B.R. Carlile, Algorithms and design: the CRAY APP shared-memory system Digest of Papers. Compcon Spring. pp. 312- 320 ,(1993) , 10.1109/CMPCON.1993.289687
David Kovalcin, Thomas D. Bissett, Nene Ravi, William Bruckert, Apparatus and method for documenting faults in computing modules ,(1990)
Hirokazu Ihara, Kinji Mori, Shoji Miyamoto, Multi-dimensional structured computer system ,(1990)
Kenneth M. Whaley, Gary Tarolli, Command data transport to a graphics processing device from a CPU performing write reordering operations ,(1997)
Renben Shu, David H. C. Du, Improved hypercube topology for multiprocessor computer systems ,(1991)
Francis X. McKeen, John E. Murray, Dwight P. Manley, David B. Fite, Ricky C. Hetherington, Tryggve Fossum, Method and apparatus using a cache and main memory for both vector processing and scalar processing by prefetching cache blocks including vector data elements ,(1988)
Kitrick Sheets, Andrew B. Hastings, Remote translation mechanism for a multinode system ,(2003)
Charles L. Seitz, Charles M. Flaig, Inter-computer message routing system with each computer having separate routinng automata for each dimension of the network ,(1988)
R. Espasa, M. Valero, Decoupled vector architectures high-performance computer architecture. pp. 281- 290 ,(1996) , 10.1109/HPCA.1996.501193
Ziqiang Liu, José Duato, Lars -Erik Thorelli, Grouping Virtual Channels for Deadlock-Free Adaptive Wormhole Routing international conference on parallel architectures and languages europe. pp. 254- 265 ,(1993) , 10.1007/3-540-56891-3_20