Multi-processor device

作者: Koichi Ishimi

DOI:

关键词: External Bus InterfaceSystem busLocal busBack-side busComputer hardwareEmbedded systemBus networkControl busPeripheral busAddress busComputer science

摘要: The present invention intends to provide a high-performance multi-processor device in which independent buses and external bus interfaces are provided for each group of processors different architectures, if single chip includes plurality groups. A the comprises including first second groups architectures such as CPUs, SIMD type super-parallel processors, DSPs, is CPU processor coupled, an internal peripheral bus, interface over semiconductor chip.

参考文章(110)
敏久 亀丸, Toshihisa Kamemaru, 裕明 安永, Hiroaki Yasunaga, Hierarchical bus system ,(1995)
Akishige Nakajima, 秋重 中島, 英一 長谷, 徹 藤岡, Toru Fujioka, Hidekazu Hase, Distributed constant line power amplifier ,(1994)
正夫 村出, Masao Muraide, Electrooptic device and electronic equipment ,(1998)
Minoru Okamoto, 信一 丸井, 智雄 濱田, 稔 岡本, Tomoo Hamada, Shinichi Marui, Method and device for data transfer ,(1999)
Marc Sanfacon, Jeffrey Somers, Michelle Pence, James Bertone, Lance Mcnally, Bruno Diplacido, Thomas L Murray, Martin Massucci, G Lewis Steiner, Thomas Joyce, Jian-Kuo Shen, シェン,ジアン−クオ, サンファコン,マーク, ニッビー,チェスター,ジュニア, マサッチ,マーティン, ステイナー,ジー・ルイス, バートン,ジェームズ, ソマーズ,ジェフリー, ジョイス,トーマス, ディプラシド,ブルーノ, マーレー,トーマス・エル,ジュニア, マクナリー,ランス, ペンス,マイケル, Chester Nibby, Input and output bridge in data processing system ,(1998)
Samuel Naffziger, サミュエル・ナフザイガー, Integrated circuit operable as general purpose processor and processor of peripheral device ,(2003)