Data processing system operable in single and multi-thread modes and having multiple caches and method of operation
作者： Thang M. Tran
DOI:
关键词: Data processing system 、 Computer hardware 、 Thread (computing) 、 Buffer (optical fiber) 、 Computer science
摘要: In some embodiments, a data processing system includes unit, first load/store unit LSU and second configured to operate independently of the in single multi-thread modes. A store buffer is coupled LSUs, LSUs. The used execute thread mode. buffers are when executing
lens.org 参考文章(13)
Farnaz Toussi, Autonomic Mode Switching for L2 Cache Speculative Accesses Based on L1 Cache Hit Rate ,(2006)
John Stephen Muhich, Steven Wayne White, Kurt Alan Feiste, Method and apparatus for detecting overlap condition between a storage instruction and previously executed storage reference instruction ,(1997)
Balaram Sinharoy, Ronald Kalla, Michael Floyd, William Burky, Method and logical apparatus for managing thread execution in a simultaneous multi-threaded (SMT) processor ,(2003)
Haitham Akkary, Sebastien Hily, A multithreaded processor capable of implicit multithreaded execution of a single-thread program ,(2002)
Sanjay Vishin, Horizontally-shared cache victims in multiple core processors ,(2007)
Joseph I. Chamdani, William N. Joy, Gary Lauterbach, Marc Tremblay, Switching method in a multi-threaded processor ,(2000)
Rajeev Balasubramonian, Sandhya Dwarkadas, David H. Albonesi, Dynamically managing the communication-parallelism trade-off in future clustered processors Proceedings of the 30th annual international symposium on Computer architecture - ISCA '03. ,vol. 31, pp. 275- 287 ,(2003) , 10.1145/859618.859650
Stephen W. Keckler, Changkyu Kim, Doug Burger, Method and apparatus for combining independent data caches ,(2008)
John Stephen Muhich, Steven Wayne White, Larry Edward Thatcher, Brian R Konigsburg, Support for out-of-order execution of loads and stores in a processor ,(1997)