Holistic design for multi-core architectures

作者: Dean Tullsen , Rakesh Kumar

DOI:

关键词: Degradation (telecommunications)Multi-core processorInterconnectionEngineeringDistributed computingInefficiencyCore (game theory)Parallel computingArchitectureMarginal utilityReplication (computing)

摘要: Increasing design complexity and diminishing marginal utility of monolithic processor designs has resulted in integration multiple loosely-coupled processing cores on the same die. However, fundamental questions remain about right form, implementation, methodology for multi-core designs. This thesis addresses these questions. A popular designing a architecture is to replicate an off-the-shelf core times, then connect together using interconnect mechanism. this "multi-core oblivious" as subsystems are designed/optimized unaware overall chip-multiprocessing system they would become parts of. demonstrates that very inefficient terms area/power, recommends holistic approach where designed from ground up different components full system. Inefficiency comes at levels. Having replicated results inability adapt demands execution workloads, either underutilization or overutilization resources. proposes single-ISA (instruction-set architecture) heterogeneous architectures die hosts varying power/performance characteristics, but all capable running ISA. Such can result significant power savings performance improvements if applications mapped judiciously. The also presents methodologies such architectures. Another source inefficiency blind replication over-provisioned hardware structures. To effect, conjoined-core chip multiprocessing adjacent share some shows area without much degradation. novel optimizations minimizing already small Yet another interconnection. interconnection overheads be design---especially number increases pipelines get deeper. need co-design cores, memory obviate problem, makes several suggestions regarding co-design.

参考文章(70)
Timothy Sherwood, Brad Calder, Time Varying Behavior of Programs ,(1999)
Dean M. Tullsen, Keith Farkas, Partha Ranganathan, Norman P Jouppi, Rakesh Kumar, A Multi-Core Approach to Addressing the Energy-Complexity Problem in Microprocessors ,(2003)
Stephen H. Gunther, Frank Binns, Douglas M. Carmean, Managing the Impact of Increasing Microprocessor Power Consumption ,(2001)
Daniele Folegnani, Antonio Gonzalez, Reducing Power Consumption of the Issue Logic ,(2000)
Tom Lovett, Shreekant S. Thakkar, The Symmetry Multiprocessor System. international conference on parallel processing. pp. 303- 310 ,(1988)
Roberto Maro, Yu Bai, R. Iris Bahar, Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors PACS '00 Proceedings of the First International Workshop on Power-Aware Computer Systems-Revised Papers. pp. 97- 111 ,(2000) , 10.1007/3-540-44572-2_8
John L. Hennessy, David A. Patterson, Computer Architecture: A Quantitative Approach ,(1989)
Mikael Millberg, Ahmed Hemani, Dan Lindqvist, Adam Postula, Johnny Öberg, Axel Jantsch, Shashi Kumar, Network on Chip : An architecture for billion transistor era norchip. ,(2000)
E. Grochowski, R. Ronen, J. Shen, Hong Wang, Best of both latency and throughput international conference on computer design. pp. 236- 243 ,(2004) , 10.1109/ICCD.2004.1347928
J.A. Kowaleski, T. Truex, D. Dever, D. Ament, W. Anderson, L. Bair, S. Bakke, D. Bertucci, R. Castelino, D. Clay, J. Clouser, A. DiPace, V. Germini, R. Hokinson, C. Houghton, H. Kolk, B. Miller, G. Moyer, R.O. Mueller, N. O'Neill, D.A. Ramey, Yongsik Seok, Jianxun Sun, G. Zelic, V. Zlatkovic, Implementation of an Alpha microprocessor in SOI international solid-state circuits conference. pp. 248- 491 ,(2003) , 10.1109/ISSCC.2003.1234287