The Effect of Core Number and Core Diversity on Power and Performance in Multicore Processors

作者: A. Zolfaghari Jooya , M. Soryani

DOI: 10.1007/978-3-540-89985-3_31

关键词: Power (physics)Face (geometry)Parallel computingPower consumptionComputer scienceSet (abstract data type)Multi-core processorSingle-coreBounded functionCore (game theory)

摘要: Today, multi-core processors dominate server, desktop and notebook computer’s market. Such have been able to decrease power consumption thermal challenges that designers face within single core processors. In order improve processor’s performance, should choose the best set of cores based on execution delay. this paper, we study several architectures are composed a configurable number cores. We use three with different levels performance consumption. Then, implement configurations processor. each configuration, which has cores, run benchmarks various numbers simultaneous threads, from 1 up 32. Power delay configuration measured. It shown is heterogeneous processor 16 in our bounded area. examined ways threads can be assigned configuration. for serial workloads choice high but parallel consist multiple mixture gives performance.

参考文章(13)
Dean Tullsen, Rakesh Kumar, Holistic design for multi-core architectures University of California at San Diego. ,(2006)
G.E. Moore, Cramming More Components Onto Integrated Circuits Proceedings of the IEEE. ,vol. 86, pp. 56- 59 ,(1998) , 10.1109/JPROC.1998.658762
P.W. Cook, M. Gupta, V. Zyuban, J. Wellman, A. Buyuktosunoglu, P.N. Kudva, H. Jacobson, S.E. Schuster, P. Bose, D.M. Brooks, Power-aware microarchitecture: design and modeling challenges for next-generation microprocessors IEEE Micro. ,vol. 20, pp. 26- 44 ,(2000) , 10.1109/40.888701
Matteo Monchiero, Ramon Canal, Antonio González, Design space exploration for multicore architectures Proceedings of the 20th annual international conference on Supercomputing - ICS '06. pp. 177- 186 ,(2006) , 10.1145/1183401.1183428
D. Brooks, M. Martonosi, Dynamic thermal management for high-performance microprocessors high performance computer architecture. pp. 171- 182 ,(2001) , 10.1109/HPCA.2001.903261
Dean M. Tullsen, Keith I. Farkas, Parthasarathy Ranganathan, Norman P. Jouppi, Rakesh Kumar, Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction international symposium on microarchitecture. pp. 81- 92 ,(2003) , 10.5555/956417.956569
R. Kumar, K. Farkas, N.P. Jouppi, P. Ranganathan, D.M. Tullsen, Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures IEEE Computer Architecture Letters. ,vol. 2, pp. 2- 2 ,(2003) , 10.1109/L-CA.2003.6
M.J. Flynn, P. Hung, K.W. Rudd, Deep submicron microprocessor design issues IEEE Micro. ,vol. 19, pp. 11- 22 ,(1999) , 10.1109/40.782563
Saisanthosh Balakrishnan, Ravi Rajwar, Mike Upton, Konrad Lai, The Impact of Performance Asymmetry in Emerging Multicore Architectures ACM SIGARCH Computer Architecture News. ,vol. 33, pp. 506- 517 ,(2005) , 10.1145/1080695.1070012
Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations international symposium on computer architecture. ,vol. 23, pp. 24- 36 ,(1995) , 10.1145/223982.223990