Test interconnect for semiconductor components having bumped and planar contacts

作者: Warren M. Farnworth , Salman Akram

DOI:

关键词: Layer (electronics)WaferOptoelectronicsInterconnectionElectrical conductorConductive polymerSubstrate (printing)Electronic engineeringMaterials sciencePlanarDie (integrated circuit)

摘要: An interconnect for testing semiconductor components having both bumped contacts, and planar is provided. The includes: a substrate, first contacts on the substrate electrically engaging second contacts. In illustrative embodiments include recesses in covered with conductive layer, or formed compliant layer polymer donuts sized shaped to retain etched pillars penetrating projections, bumps particles, flat topped projections thereon. can be used construct die level test carrier singulated form, wafer panel form.

参考文章(63)
David D. C. Chang, Electrical test apparatus and method ,(1993)
David R. Hembree, Warren M. Farnworth, Alan G. Wood, Carrier for testing semiconductor dice ,(1996)
David R. Hembree, Derek Gochnour, Warren M. Farnworth, Salman Akram, Semiconductor package with wire bond protective member ,(1997)
David R. Hembree, Warren M. Farnworth, James M. Wark, Alan G. Wood, John O. Jacobson, Salman Akram, Apparatus for testing semiconductor wafers including base with contact members and terminal contacts ,(1999)