Behavioral model of reusable D/A converters

作者: J. Vandenbussche , G. Van Der Plas , G. Gielen , W. Sansen

DOI: 10.1109/82.799684

关键词: System on a chipInterface (computing)ConvertersBehavioral modelingDifferential nonlinearityElectronic engineeringIntegral nonlinearityGlitchComputer scienceContext (language use)

摘要: In the context of Virtual Socket Interface (VSI) system on a chip interface for embedded blocks, behavioral model digital-to-analog converter is presented. A generic model, which used high-level design exploration, as well an extracted after synthesis, are Both static (integral nonlinearity, differential nonlinearity) and dynamic behavior (glitch behavior, settling time) modeled accurately. Power area estimators derived well. The results in efficient simulations.

参考文章(7)
G.G.E. Gielen, J.E. da Franca, Computer-aided design tools for data converters-overview international symposium on circuits and systems. ,vol. 5, pp. 2140- 2143 ,(1992) , 10.1109/ISCAS.1992.230569
L.H. Cooke, VSIA: it's advantages from four different perspectives custom integrated circuits conference. pp. 107- 111 ,(1997) , 10.1109/CICC.1997.606595
P. Hendriks, Specifying communications DACs IEEE Spectrum. ,vol. 34, pp. 58- 69 ,(1997) , 10.1109/MSPEC.1997.609817
J. Bastos, M. Steyaert, W. Sansen, A high yield 12-bit 250-MS/s CMOS D/A converter custom integrated circuits conference. pp. 431- 434 ,(1996) , 10.1109/CICC.1996.510591
E. Charbon, A. Sangiovanlli-Vincentelli, F. Balarin, R. Neff, G. Jusuf, E. Liu, U. Choudhury, P.R. Gray, H. Chang, E. Malavasi, A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits ,(1996)
M. Hunt, J.A. Rowson, Blocking in a system on a chip IEEE Spectrum. ,vol. 33, pp. 35- 41 ,(1996) , 10.1109/6.542273
Ian T. Jolliffe, Principal Component Analysis ,(1986)