An Introduction to Multi-Core System on Chip – Trends and Challenges

作者: Lionel Torres , Pascal Benoit , Gilles Sassatelli , Michel Robert , Fabien Clermidy

DOI: 10.1007/978-1-4419-6460-1_1

关键词: Scheme (programming language)Computer scienceElectronicsSynchronous Data FlowTelecommunicationsMulti-core processorSystem on a chipInterconnectionMISDNetwork on a chip

摘要: The empirical law of Moore does not only describe the increasing density transistors permitted by technological advances. It also imposes new requirements and challenges. Systems complexity increases at same speed. Nowadays systems could never be designed using approaches applied 20 years ago. New architectures are must continuously conceived. is clear now that Moore’s for last two decades has enabled three main revolutions. first revolution in mid-eighties was way to embed more electronic devices silicon die; it era System On Chip. One challenge interconnect all these efficiently. For this purpose, Bus structure used long time. Anyway, mid-nineties industrial academic communities faced a when number processing cores became numerous sharing single communication medieum. A interconnection scheme based on Network Telecom Fabrics, Chip born; over past decade intense research efforts have led significant improvements.

参考文章(44)
Arthur W. Burks, Herman H. Goldstine, John Neumann, Preliminary discussion of the logical design of an electronic computing instrument (1946) Perspectives on the computer revolution. pp. 39- 48 ,(1989) , 10.1007/978-3-642-61812-3_32
W. Wolf, Ahmed Amine Jerraya, Multiprocessor Systems-on-Chips ,(2004)
Koushik Niyogi, Diana Marculescu, Speed and voltage selection for GALS systems based on voltage/frequency islands Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC '05. ,vol. 1, pp. 292- 297 ,(2005) , 10.1145/1120725.1120852
A. Jerraya, H. Tenhunen, W. Wolf, Guest Editors' Introduction: Multiprocessor Systems-on-Chips IEEE Computer. ,vol. 38, pp. 36- 40 ,(2005) , 10.1109/MC.2005.231
Pierre Guerrier, Alain Greiner, A generic architecture for on-chip packet-switched interconnections design, automation, and test in europe. pp. 250- 256 ,(2000) , 10.1145/343647.343776
G.E. Moore, Cramming More Components Onto Integrated Circuits Proceedings of the IEEE. ,vol. 86, pp. 56- 59 ,(1998) , 10.1109/JPROC.1998.658762
Philippe Grosse, Yves Durand, Paul Feautrier, Methods for power optimization in SOC-based data flow systems ACM Transactions on Design Automation of Electronic Systems. ,vol. 14, pp. 1- 20 ,(2009) , 10.1145/1529255.1529260
Diego Puschini, Fabien Clermid, Pascal Benoit, Gilles Sassatelli, Lionel Torres, Adaptive energy-aware latency-constrained DVFS policy for MPSoC symposium on cloud computing. pp. 89- 92 ,(2009) , 10.1109/SOCCON.2009.5398087
Julian Pontes, Matheus Moreira, Rafael Soares, Ney Calazans, Hermes-GLP: A GALS Network on Chip Router with Power Control Techniques ieee computer society annual symposium on vlsi. pp. 347- 352 ,(2008) , 10.1109/ISVLSI.2008.90
Tobias Bjerregaard, Shankar Mahadevan, A survey of research and practices of Network-on-chip ACM Computing Surveys. ,vol. 38, pp. 1- 51 ,(2006) , 10.1145/1132952.1132953