Split pending buffer with concurrent access of requests and responses to fully associative and indexed components
作者： Ashwini Nanda , Maged M. Michael , Douglas J. Joseph
DOI:
关键词: CPU cache 、 Controller (computing) 、 Multiprocessing 、 Protocol (object-oriented programming) 、 Associative property 、 Cache coherence 、 Buffer (optical fiber) 、 Computer network 、 Parallel computing 、 Directory 、 Computer science
摘要: For a cache-coherent controller for multiprocessor system sharing cache memory, split pending buffer having two components: fully-associative part and an indexed that can easily be made multi-ported. The associative part, PBA, include multiple entries valid bit address fields, the PBC, includes including all other status fields (i.e., content of entries). multi-ported enables one request or more responses to handled concurrently. Handling requires lookup possible directory lookup, read PBC (in case collision), after processing in protocol handling unit, PBA update, depending upon coherence implemented. response no read,
lens.org 参考文章(10)
Gene F. Young, Roy M. Stevens, Larry C. James, Directory-based coherency system for maintaining coherency in a dual-ported memory system ,(1996)
Thang M. Tran, James K. Pickett, Data memory unit and method for storing data into a lockable cache in one clock cycle by previewing the tag array ,(1997)
Gene F. Young, Roy M. Stevens, Larry C. James, Method and apparatus for caching state information within a directory-based coherency memory system ,(1996)
Thomas James Heller, William Todd Boyd, Michael Ignatowski, Richard Edward Matick, Stanley Everett Schuster, Integrated processing and L2 DRAM cache ,(1996)
Ranjit J. Rozario, Ravikrishna V. Cherukuri, Computer system including system controller with a write buffer and plural read buffers for decoupled busses ,(1994)
James B. Kirkland, Edward A. McDonald, Method for ensuring cycle ordering requirements within a hierarchical bus system including split-transaction buses ,(1995)
Gene F. Young, Roy M. Stevens, Larry C. James, Method for reducing the number of coherency cycles within a directory-based cache coherency memory system utilizing a memory state cache ,(1997)
Peichun Peter Liu, High-speed, multiple-port, interleaved cache with arbitration of multiple access addresses ,(1996)
Gene F. Young, Roy M. Stevens, Larry C. James, Directory-based coherency system using two bits to maintain coherency on a dual ported memory system ,(1996)