Dma controller with interrupt control processor
作者： Tae Moon Roh , Jung Hee Suk , Jong Dae Kim , Ik Jae Chun , Chun Gi Lyuh
DOI:
关键词: Interrupt request 、 Embedded system 、 Programmable Interrupt Controller 、 Interrupt priority level 、 Interrupt 、 Interrupt handler 、 Interrupt latency 、 Control theory 、 Computer science 、 Programmed input/output
摘要: Provided is a direct memory access (DMA) controller having an interrupt control processor that can process DMA transmission-related interrupts according to program modifiable by user. The includes the and request transmitted from peripheral devices channel through be modified user, so relevant processing loads caused plurality of data transmissions are reduced, flexibility in provided
lens.org 参考文章(8)
Yasuaki Kamiya, Data transfer apparatus capable of handling DMA block transfer interruptions ,(1995)
Seido Hatae, Kazuyuki Mitsuishi, Apparatus for transfer-controlling data by direct memory access ,(1994)
Mario Anthony Marsico, John Carmine Pescatore, Michael Raymond Marr, Ronald Julius Cooper, Gilbert Steven Burrus, Multiple port integrated DMA and interrupt controller and arbitrator ,(1986)
Akitomo Fukui, Transfer apparatus and method ,(2007)
Jianwei Dai, Xianxue Fu, Shaohua Gui, Welhua Zhang, Direct memory access system ,(2007)
Peter R. Munguia, Enable/disable claiming of a DMA request interrupt ,(2003)
Nobuo Sasaki, Shinichi Honda, Kaoru Yamanoue, Yoshikazu Takahashi, Activator, DMA transfer system, DMA transfer method ,(2006)