Multi-channel physical interfaces and methods for static random access memory devices
作者： Derwin W. Mattos , Dinesh Maheshwari , Avi Avanindra
DOI:
关键词: Interleaved memory 、 Flat memory model 、 Computer memory 、 Memory refresh 、 Semiconductor memory 、 Computer science 、 Memory map 、 Physical address 、 Computer hardware 、 Registered memory
摘要: An integrated circuit (IC) device can include a static random access memory (SRAM) section comprising plurality of banks; and an interface physical connections for more than eight channels, the each channel including address SRAM control inputs complete to banks, data outputs (data IOs) transfer one bank.
lens.org 参考文章(13)
Christopher M. Songer, Srikanth Nuggehalli, John Newlin, David Glen Jacobowitz, Simultaneous real-time trace and debug for multiple processing core systems on a chip ,(2002)
Zhichun Zhu, Zhao Zhang, Hongzhong Zheng, Decoupled Memory Modules: Building High-Bandwidth Memory Systems from Low-Speed Dynamic Random Access Memory Devices ,(2010)
Erik L. Hedberg, Claude L. Bertin, High performance, high bandwidth memory bus architecture utilizing SDRAMs ,(1997)
John Moussouris, Craig C. Hansen, General purpose, dynamic partitioning, programmable media processor ,(1998)
Neal Margulis, Computer system controller having internal memory and external memory control ,(1997)
George W. Leedom, Ram K. Gupta, Alan J. Schiffleger, Method and apparatus for sharing memory in a multiprocessor system ,(1990)
Bruce Millar, Peter B. Gillingham, High bandwidth memory interface ,(2007)
Frederick A. Ware, Craig E. Hampel, Ely K. Tsern, Donald C. Stark, Asynchronous, high-bandwidth memory component using calibrated timing elements ,(2002)
David Latta, Memory interface and method of interfacing between functional entities ,(2001)
Sau C. Wong, Hock C. So, High bandwidth multi-level flash memory using dummy memory accesses to improve precision when writing or reading a data stream ,(2001)