APC

作者: Xian-He Sun , Dawei Wang

DOI: 10.1145/2381056.2381082

关键词: Shared memoryComputer engineeringDistributed memoryFlat memory modelComputer scienceUniform memory accessMemory managementComputing with MemoryRegistered memoryAverage memory access timeFLOPSParallel computingDistributed shared memoryMemory mapConventional memoryCache-only memory architectureMemory hierarchyInterleaved memoryExtended memoryComputer Networks and CommunicationsHardware and ArchitectureSoftware

摘要: Due to the infamous "memory wall" problem and a drastic increase in number of data intensive applications, memory rather than processor has become leading performance bottleneck modern computing systems. Evaluating understanding system is increasingly becoming core high-end computing. Conventional metrics, such as miss ratio, average latency, access time, etc., are designed measure given parameter, do not reflect overall system. On other hand, widely used measurement IPC Flops CPU performance, directly performance. In this paper, we proposed novel metric, Access Per Cycle (APC), with consideration complexity A unique contribution APC its separation evaluation from evaluation; therefore, it provides quantitative "data-intensiveness" an application. The concept introduced; constructive investigation counting accesses cycles at differing levels hierarchy conducted; finally some important usages presented. Simulation results show that significantly more appropriate existing metrics evaluating

参考文章(18)
John L. Hennessy, David A. Patterson, Computer Architecture, Fifth Edition: A Quantitative Approach Computer Architecture, Fifth Edition: A Quantitative Approach 5th. pp. 880- 880 ,(2011)
John L. Hennessy, David A. Patterson, Computer Architecture: A Quantitative Approach ,(1989)
Cloyce D. Spradling, SPEC CPU2006 benchmark tools ACM SIGARCH Computer Architecture News. ,vol. 35, pp. 130- 134 ,(2007) , 10.1145/1241601.1241625
Wm. A. Wulf, Sally A. McKee, Hitting the memory wall ACM SIGARCH Computer Architecture News. ,vol. 23, pp. 20- 24 ,(1995) , 10.1145/216585.216588
P. Kongetira, K. Aingaran, K. Olukotun, Niagara: a 32-way multithreaded Sparc processor IEEE Micro. ,vol. 25, pp. 21- 29 ,(2005) , 10.1109/MM.2005.35
N.L. Binkert, R.G. Dreslinski, L.R. Hsu, K.T. Lim, A.G. Saidi, S.K. Reinhardt, The M5 Simulator: Modeling Networked Systems IEEE Micro. ,vol. 26, pp. 52- 60 ,(2006) , 10.1109/MM.2006.82
Xian-He Sun, Lionel M. Ni, Another view on parallel speedup conference on high performance computing (supercomputing). pp. 324- 333 ,(1990) , 10.5555/110382.110450
Yuan Chou, Brian Fahs, Santosh Abraham, Microarchitecture Optimizations for Exploiting Memory-Level Parallelism ACM SIGARCH Computer Architecture News. ,vol. 32, pp. 76- 87 ,(2004) , 10.1145/1028176.1006708
Dean M. Tullsen, Susan J. Eggers, Joel S. Emer, Henry M. Levy, Jack L. Lo, Rebecca L. Stamm, Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor international symposium on computer architecture. ,vol. 24, pp. 191- 202 ,(1996) , 10.1145/232973.232993
Kaushik Roy, T. N. Vijaykumar, Amit Agarwal, Exploring High Bandwidth Pipelined Cache Architecture for Scaled Technology design, automation, and test in europe. pp. 10778- 10783 ,(2003) , 10.5555/789083.1022819