Memory clock slowdown

作者: Sean Jeffrey Treichler , Adam E. Levinthal , Jonah M. Alben

DOI:

关键词: Clock signalComputer hardwareCPU multiplierSynchronous circuitClock gatingInterleaved memoryClock domain crossingClock skewDigital clock managerComputer science

摘要: Circuits, methods, and apparatus for slowing clock circuits on a graphics processor integrated circuit in order to reduce power dissipation. An exemplary embodiment of the present invention provides having two memory clocks, specifically, switched an unswitched clock. The frequency is reduced under specific conditions, while remains fixed. In embodiment, when related graphics, display, scaler, frame buffer are not requesting data, or such data requests can be delayed. Further refinements provide circuits, ensuring that signals remain in-phase aligned with each other.

参考文章(19)
John E. Bjornholt, Dual-loop linearizer for FM-CW radar ,(1999)
Ariel Berkovits, Mark A. Blake, William A. Stevens, Ying Cui, David A. Wyatt, Leslie E. Cline, David I. Poisner, Aditya Navale, Eric C. Samson, Vijay R. Sar-Dessai, Joseph W. Tsang, Power management for an integrated graphics device ,(2003)
Richard A. Carberry, Suresh M. Menon, Ketan Sodha, Joseph H. Hassoun, Steven P. Young, Double data rate flip-flop ,(2001)
Kevin Dai, Roman Surgutchik, Robert Greiner, Keng L. Wong, Stephen H. Gunther, Hung-Piao Ma, Alon Naveh, Method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device ,(2002)
Thomas J. Riordan, Albert M. Thaik, Hai N. Nguyen, Clock distribution system for an integrated circuit device ,(1992)
George H. Baldwin, Adjustable frequency synthesizer ,(1995)