Multi-core processor snoop filtering
作者： Jeffry Gonion
DOI:
关键词: Least frequently used 、 Cache invalidation 、 CPU cache 、 Cache 、 Bus sniffing 、 Computer science 、 Operating system 、 Computer hardware 、 Page cache 、 Memory management unit 、 Cache coloring
摘要: Systems, methods, and devices for reducing snoop traffic in a central processing unit are provided. In accordance with one embodiment, an electronic device includes having plurality of cores. A cache memory management system may be associated each core that configured to store lines, page status table track pages stored the indicate tracked memory, controller determine, upon miss, whether broadcast request based at least part on table.
lens.org 参考文章(41)
Paul R. Pierce, Anthony M. Zilka, Cache control which inhibits snoop cycles if processor accessing memory is the only processor allowed to cache the memory location ,(1995)
Ian Rudolf Bratt, Anant Agarwal, Matthew Mattina, Caching in multicore and multiprocessor architectures ,(2007)
Doddaballapur N. Jayasimha, James R. Anderson, Snoop filter line replacement for reduction of back invalidates in multi-node architectures ,(2003)
Curt F. Schimmel, System and method for maintaining translation look-aside buffer (TLB) consistency ,(1997)
Steven R. Kunkel, Jason Frederick Cantin, Method, apparatus, and computer program product for a cache coherency protocol state that predicts locations of modified memory blocks ,(2005)
Vijayalakshmi Srinivasan, Khubaib Khubaib, Moinuddin Khalil Ahmed Qureshi, Reducing broadcasts in multiprocessors ,(2009)
Tuan M. Quach, Kai Cheng, Lily Pao Looi, Snoop filter bypass ,(2002)
Jeffry E. Gonion, Keith E. Diefendorff, Instructions for efficiently accessing unaligned partial vectors ,(2007)
Robert J. Safranek, Kai Cheng, Partially inclusive snoop filter ,(2002)