Caching in multicore and multiprocessor architectures
作者： Ian Rudolf Bratt , Anant Agarwal , Matthew Mattina
DOI:
关键词:
摘要: A multicore processor comprises a plurality of cache memories, and cores, each associated with one the memories. Each at least some memories is configured to maintain portion memory in which line dynamically managed as either local core or shared among multiple cores.
google.co.uk 参考文章(64)
D. Srikrishna, R. Barua, S. Amarasinghe, M. Frank, M. Taylor, V. Sarkar, A. Agarwal, W. Lee, The Raw Compiler Project ,(1999)
Anil K. Srivastava, Rohit Valia, Sofyan I. Nugroho, System and method for executing platform-independent code on a co-processor ,(1997)
Jin-seok Kong, Gyung-ho Lee, Multi- node, multi-level cache- only memory architecture with relaxed inclusion ,(1996)
Simon C. Steely, Madhumitra Sharma, Stephen R. VanDoren, Employing multiple channels for deadlock avoidance in a cache coherency protocol ,(1997)
George Z. Chrysos, Matthew Mattina, Protocol for maintaining cache coherency in a CMP ,(2003)
Russell A. Reininger, William B. Ledbetter, Method for data bus snooping in a data processing system by selective concurrent read and invalidate cache operation ,(1989)
David B. Lomet, Method for performing private lock management ,(1995)
Ling Cen, Arrangements facilitating ordered transactions ,(2002)
Akram A. Abou-Emara, Christopher Dean Youngworth, Harinder Singh Bhasin, Sriram Chidambaram, Jia-Jen Yeh, Nakul Pratap Saraiya, Storage gateway target for fabric-backplane enterprise servers ,(2005)
M.B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffman, P. Johnson, W. Lee, A. Saraf, N. Shnidman, V. Strumpen, S. Amarasinghe, A. Agarwal, A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network international solid-state circuits conference. pp. 170- 171 ,(2003) , 10.1109/ISSCC.2003.1234253