Clock recovery circuit and receiver using same
作者： Scott W. Mitchell , Lawrence M. Burns
DOI:
关键词: Clock skew 、 Clock domain crossing 、 Clock signal 、 Clock recovery 、 Synchronous circuit 、 Self-clocking signal 、 Computer science 、 Digital clock manager 、 Data stream 、 Electronic engineering
摘要: A receiver for NRZ data does not require a separate transmission media the clock. Rather, clock recovery circuit is included in capable of recovering based on transitions detected alone. The comprises an edge detection which receives stream and generates signals indicating stream. Reference generation circuity plurality reference shifted phase with respect to one another. Phase quantizing circuitry responsive signals. quantization signal having particular relationship Clock selection circuitry, inputs coupled output, select indicated as recovered includes local input receive clock, generator generate first wave second quarter cycle out relative wave. generators respective response waves, each generating determined by amplitudes waves.
lens.org 参考文章(12)
Mel Bazes, CMOS digital clock and data recovery circuit ,(1990)
Mel Bazes, Method and apparatus for synthesizing digital waveforms ,(1989)
Mel Bazes, Synchronous delay line with automatic reset ,(1989)
Michael A. Fischer, William M. Cox, Metastable-free digital synchronizer with low phase error ,(1988)
Geary L. Leger, Apparatus for recovering data and clock information from an encoded serial data stream ,(1994)
Napoleon G. Avaneas, High speed data-clock synchronization processor ,(1987)
Jerry J. Norton, NRZ Digital data recovery ,(1981)
M. Bazes, R. Ashuri, A novel CMOS digital clock and data decoder IEEE Journal of Solid-state Circuits. ,vol. 27, pp. 1934- 1940 ,(1992) , 10.1109/4.173124
Florin Oprescu, Roger Van Brunt, Delay line separator for data bus ,(1994)