Survey of Advanced CABAC Accelerator Architectures for Future Multimedia
作者： Yahya Jan , Lech Jozwiak
DOI: 10.1007/978-3-642-00641-8_39
关键词: Hardware acceleration 、 Computer science 、 Electronic design automation 、 Architecture 、 Multimedia 、 Coding (social sciences) 、 Embedded system 、 Context-adaptive binary arithmetic coding 、 Binary number 、 Data compression 、 Display resolution
摘要: The future high quality multimedia systems require efficient video coding algorithms and corresponding adaptive high-performance computational platforms. In this paper, we survey the hardware accelerator architectures for Context-based Adaptive Binary Arithmetic Coding (CABAC) of H.264/AVC. purpose is to deliver a critical insight in proposed solutions, way facilitate further research on architectures, architecture development methods supporting EDA tools. are analyzed, classified compared based core acceleration concepts, algorithmic characteristics, resolution support performance parameters, some promising design directions discussed.
springer.com
narcis.nl参考文章(21)
Chung Ho Chan, Howard Leung, Taku Komura, Automatic panel extraction of color comic images advances in multimedia. pp. 775- 784 ,(2007) , 10.1007/978-3-540-77255-2_93
Junhao Zheng, David Wu, Don Xie, Wen Gao, A novel pipeline design for H.264 CABAC decoding advances in multimedia. pp. 559- 568 ,(2007) , 10.1007/978-3-540-77255-2_71
Chung-Hyo Kim, In-Cheol Park, High speed decoding of context-based adaptive binary arithmetic codes using most probable symbol prediction international symposium on circuits and systems. pp. 1707- 1710 ,(2006) , 10.1109/ISCAS.2006.1692933
Joona Rouvinen, Pekka Jääskeläinen, Tero Rintaluoma, Olli Silvén, Jarmo Takala, Context adaptive binary arithmetic decoding on transport triggered architectures electronic imaging. ,vol. 6821, ,(2008) , 10.1117/12.772019
Dieison Antonello Deprá, Vagner Santos da Rosa, Sergio Bampi, A novel hardware architecture design for binary arithmetic decoder engines based on bitstream flow analysis symposium on integrated circuits and systems design. pp. 239- 244 ,(2008) , 10.1145/1404371.1404434
V.H.S. Ha, Woo-Sung Shim, Jung-Woo Kim, Real-time MPEG-4 AVC/H.264 CABAC entropy coder international conference on consumer electronics. pp. 255- 256 ,(2005) , 10.1109/ICCE.2005.1429814
Lingfeng Li, Yang Song, Shen Li, Takeshi Ikenaga, Satoshi Goto, A Hardware Architecture of CABAC Encoding and Decoding with Dynamic Pipeline for H.264/AVC signal processing systems. ,vol. 50, pp. 81- 95 ,(2008) , 10.1007/S11265-007-0117-Y
Yongseok Yi, In-Cheol Park, High-Speed H.264/AVC CABAC Decoding IEEE Transactions on Circuits and Systems for Video Technology. ,vol. 17, pp. 490- 494 ,(2007) , 10.1109/TCSVT.2007.893831
Xu Mei-hua, Cheng Yu-lan, Ran Feng, Chen Zhang-jin, Optimizing Design and FPGA Implementation for CABAC Decoder international symposium on high density packaging and microsystem integration. pp. 1- 5 ,(2007) , 10.1109/HDP.2007.4283645
Hendrik Eeckhaut, Mark Christiaens, Dirk Stroobandt, Vincent Nollet, Optimizing the critical loop in the H.264/AVC CABAC decoder field-programmable technology. pp. 113- 118 ,(2006) , 10.1109/FPT.2006.270301