Two-pattern test generation with low power consumption based on LFSR

作者: M. Puczko , V.N. Yarmolik

DOI: 10.1007/0-387-26325-X_16

关键词: Built-in self-testMinificationTest sequenceTest (assessment)ArithmeticStructure (mathematical logic)Computer scienceLinear feedback shift registerPower consumptionLogic synthesis

摘要: A method of logic synthesis for low-power design two-patterns test sequence is presented in this paper. The idea power consumption minimization by modifying the structure LFSR (Linear Feedback Shift Register) have been proposed. In paper some examples are included.

参考文章(8)
Gary L. Craig, Charles R. Kime, Pseudo-Exhaustive Adjacency Testing: A BIST Approach for Stuck-Open Faults. international test conference. pp. 126- 139 ,(1985)
Chin Jen Lin, S.M. Reddy, On Delay Fault Testing in Logic Circuits IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 6, pp. 694- 703 ,(1987) , 10.1109/TCAD.1987.1270315
S. Manich, A. Gabarro, M. Lopez, J. Figueras, P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, P. Teixeira, M. Santos, Low power BIST by filtering non-detecting vectors european test symposium. pp. 165- 170 ,(1999) , 10.1109/ETW.1999.804524
M. Brazzarola, F. Fummi, Power characterization of LFSRs Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99). pp. 139- 147 ,(1999) , 10.1109/DFTVS.1999.802879
A.K. Pramanick, S.M. Reddy, On the detection of delay faults international test conference. pp. 845- 856 ,(1988) , 10.1109/TEST.1988.207872
Seongmoon Wang, S.K. Gupta, DS-LFSR: a new BIST TPG for low heat dissipation international test conference. pp. 848- 857 ,(1997) , 10.1109/TEST.1997.639699
P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, A test vector inhibiting technique for low energy BIST design vlsi test symposium. pp. 407- 412 ,(1999) , 10.1109/VTEST.1999.766696