Dynamic power management of solid state memories
作者： David E. McKinley
DOI:
关键词: Sense amplifier 、 Registered memory 、 Power control 、 Semiconductor memory 、 Integrated circuit 、 Auxiliary memory 、 Memory refresh 、 Electrical engineering 、 Electronic engineering 、 Computer science 、 Computer memory
摘要: A dynamic power management device for supplying to a solid state memory integrated circuit includes control circuitry variable voltage the and logic responsive data access activity generating address signals controlling supply sufficient maintain information in during periods of no exchange with activity. Power consumption is thereby curtailed.
lens.org 参考文章(35)
Robert L. Bailey, Mike S. Hanlon, R. Steven Smith, Power management for a laptop computer with slow and sleep modes ,(1992)
Hiroyuki Watanabe, Portable data collecting and processing apparatus ,(1989)
Toshiharu Aihara, Compact electronic apparatus with a refresh unit for a dynamic type memory ,(1988)
Michael J. DeLuca, Mario A. Rivas, Pager receiver with selective operating voltage and reduced power consumption ,(1991)
Duane Elmer Galbi, Russell James Houghton, Richard Michael Parent, Boosted drive system for master/local word line memory architecture ,(1991)
Daisaburo Takashima, Masako Ohta, Yukihito Oowaki, Integrated semiconductor memory with internal voltage booster of lesser dependency on power supply voltage ,(1991)
Richard D. Perry, Power supply control with false shut down protection ,(1987)
Ronald T. Taylor, William F. Davies, Power up/power down controller and power fail detector for processor ,(1990)