Communication Costs Driven Design Space Exploration for Reconfigurable Architectures
作者： Guy Gogniat , Jean-Luc Philippe , Lilian Bossuet
DOI: 10.1007/978-3-540-45234-8_89
关键词: Design space exploration 、 Heuristic 、 Control reconfiguration 、 Flexibility (engineering) 、 Field-programmable gate array 、 Circuit design 、 Computer science 、 Projection (set theory) 、 Reduction (complexity) 、 Computer architecture
摘要: In this paper we propose a design space exploration method targeting reconfigurable architectures that takes place at the algorithmic level and aims to rapidly highlight present good performance vs. flexibility tradeoffs. The flow is based on functional model describe designer wants compare. mainly focuses projection step of our presents an allocation heuristic communication costs reduction.
archives-ouvertes.fr
springer.com
univ-st-etienne.fr
sci-hub.st 参考文章(16)
Ulrich Nageldinger, Coarse-Grained Reconfigurable Architecture Design Space Exploration ,(2002)
Löic Lagadec, Dominique Lavenier, Erwan Fabiani, Bernard Pottier, Placing, Routing, and Editing Virtual FPGAs field programmable logic and applications. pp. 357- 366 ,(2001) , 10.1007/3-540-44687-7_37
Alexander Marquardt, Vaughn Betz, Jonathan Rose, Architecture and CAD for Deep-Submicron FPGAS ,(1999)
Lilian Bossuet, Guy Gogniat, Jean-Philippe Diguet, Jean-Luc Philippe, A Modeling Method for Reconfigurable Architectures Springer, Boston, MA. pp. 170- 179 ,(2003) , 10.1007/978-1-4615-0351-4_16
Konstantinos Konstantinides, Vasudev Bhaskaran, Image and Video Compression Standards: Algorithms and Architectures Kluwer Academic Publishers. ,(1997)
Andrés Garcia, Wayne Burleson, Jean-Luc Danger, Power Modelling in Field Programmable Gate Arrays (FPGA) field programmable logic and applications. pp. 396- 404 ,(1999) , 10.1007/978-3-540-48302-1_44
C.A. Moritz, D. Yeung, A. Agarwal, Exploring optimal cost-performance designs for Raw microprocessors field-programmable custom computing machines. pp. 12- 27 ,(1998) , 10.1109/FPGA.1998.707877
L. Bossuet, W. Burleson, G. Gogniat, V. Anand, A. Laffely, J.-L. Philippe, Targeting tiled architectures in design exploration international parallel and distributed processing symposium. pp. 172- ,(2003) , 10.1109/IPDPS.2003.1213317
Hui Zhang, Marlene Wan, V. George, J. Rabaey, Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs Proceedings. IEEE Computer Society Workshop on VLSI '99. System Design: Towards System-on-a-Chip Paradigm. pp. 2- 8 ,(1999) , 10.1109/IWV.1999.760456
R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective design, automation, and test in europe. pp. 642- 649 ,(2001) , 10.5555/367072.367839