Memory having sense time of variable duration

摘要: In one form a memory and method thereof has array having plurality of cells. A bit line precharge operation is based on clock edge an external signal. word selected after the beginning operation. sense begun enabling line, where for sensing logic state cell. data output from corresponding to sensed further comprises predetermined duration that independent signal, begins delay time variable duration.