Semiconductor apparatus and data reading method
作者： Nobusuke Tada , Atsuo Yoneyama , Yuichiro Ishii
DOI:
关键词:
摘要: A semiconductor apparatus includes a memory array that is disposed such bit line pairs are arranged in plurality of columns column direction and the connected to one data latch circuit, which cells pair, precharge circuit blocks pair selected by address signal among precharges other than signal, outputs read from based on potentials first second line, constitutes pair.
lens.org 参考文章(15)
Ryuichi Kosugi, Shigeki Ohbayashi, Clock synchronous semiconductor memory device having current consumption reduced ,(1996)
Jason Sheu, Jason T. Su, Jensen Tjeng, Hong-Yi Chen, Sehat Sutardja, Processor instruction cache with dual-read modes ,(2007)
Yeong-Taek Lee, Bit line setup and discharge circuit for programming non-volatile memory ,(2002)
Mehdi Hatamian, Sailesh Krishna Rao, Alexander G. Dickinson, Synchronous static random access memory ,(1993)
Cheng-Chung Tsao, Tien-Ler Lin, Integrated circuit memory device having interleaved read and program capabilities and methods of operating same ,(2002)
Jason Sheu, Jason T. Su, Jensen Tjeng, Hong-Yi Chen, Sehat Sutardja, Processor with memory delayed bit line precharging ,(2012)
Hisatada Miyatake, Noritoshi Yamasaki, Yolaro Mori, Masahiro Tanaka, Semiconductor memory device and a data reading method and a data writing method therefor ,(1998)
Ryo Haga, Tomoaki Yabe, Tohru Furuyama, Shinji Miyano, Kenji Numata, Katsuhiko Sato, Clock synchronous type DRAM with latch ,(1997)
Perry H. Pelley, William C. Moyer, Memory having sense time of variable duration ,(2006)