Memory system with apparatus and method to enable balanced bandwidth utilization

作者: Brian M. Bass , Gordon T. Davis , Michael S. Siegel , Michael R. Trombley

DOI:

关键词: Computer scienceData bufferMemory buffer registerBuffer underrunController (computing)Bandwidth utilizationWrite bufferComputer hardwareBuffer (optical fiber)Circular buffer

摘要: A memory subsystem includes Data Store 0 and 1. Each data store is partitioned into N buffers, N>1. An increment of formed by a buffer pair, with each the pair being in different store. Two formats are used forming increments. first format selects from second 1, while 1 0. controller for storing based upon configuration delivery mechanism, such as switch cell.

参考文章(23)
Harish Belur, Nicholas Bambos, Majid Torabi, Richard Heaton, Harish Devanagondi, Queueing architecture and load balancing for parallel packet processing in communication networks ,(2002)
Mark Rumer, Kenneth Norton, ATM switch with integrated system bus ,(1996)
Jun-Wen Tsong, Eric K. Yang, Man Dieu Trinh, Giochiro Ono, Ryszard Bleszynski, Steve C. Chen, Charles Gershman, Tony J. Chiang, Simon S. Chong, Barry T. Lee, Network processor architecture ,(2003)
Ravi Ramaswami, Mauricio Calle, Gregg A. Bouchard, Dynamic random access memory system with bank conflict avoidance feature ,(2002)
Tirunellai Viswanathan Lakshman, Bernhard Suter, Dimitrios Stiliadis, Abhijit Kumar Choudhury, A method for supporting per-connection queuing for feedback-controlled traffic ,(1998)