MSc THESIS Performance estimation technique for optimizing and integrating IPs in MPSoCs

作者： Anand Subhash Khot

DOI:

关键词: Performance estimation 、 Embedded system 、 Engineering

摘要:

暂无可下载资源，当前可以选择系统获取到有开放资源时通知我或者直接发起求助文献求助

参考文章(16)

S. Sudharsanan, Performance evaluation of a DVD processor using transaction level models international symposium on consumer electronics. pp. 375- 380 ,(2004) , 10.1109/ISCE.2004.1375972

P.J. Bricaud, IP reuse creation for system-on-a-chip design custom integrated circuits conference. pp. 395- 401 ,(1999) , 10.1109/CICC.1999.777312

A.B. Kahng, Design technology productivity in the DSM era asia and south pacific design automation conference. pp. 443- 448 ,(2001) , 10.1109/ASPDAC.2001.913348

Thin-Fong Tsuei, W. Yamamoto, Queuing simulation model for multiprocessor systems IEEE Computer. ,vol. 36, pp. 58- 64 ,(2003) , 10.1109/MC.2003.1178049

Amit Nandi, Radu Marculescu, System-level power/performance analysis for embedded systems design Proceedings of the 38th conference on Design automation - DAC '01. pp. 599- 604 ,(2001) , 10.1145/378239.379032

Xiaoyao Liang, Ramon Canal, Gu-Yeon Wei, David Brooks, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors international symposium on microarchitecture. pp. 146- 160 ,(2007) , 10.1109/MICRO.2007.40

James A. Rowson, Alberto Sangiovanni-Vincentelli, Interface-based design design automation conference. pp. 178- 183 ,(1997) , 10.1145/266021.266060

P. Schindler, K. Weidenbacher, T. Zimmermann, IP repository, a Web based IP reuse infrastructure custom integrated circuits conference. pp. 415- 418 ,(1999) , 10.1109/CICC.1999.777316

Ulhas Deshmukh, Vineet Sahula, Stochastic Automata Network for Performance Evaluation of Heterogeneous SoC Communication norchip. pp. 208- 211 ,(2008) , 10.1109/NORCHP.2008.4738313

T. Givargis, F. Vahid, Platune: a tuning framework for system-on-a-chip platforms IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 21, pp. 1317- 1327 ,(2002) , 10.1109/TCAD.2002.804107