Queuing simulation model for multiprocessor systems
作者： Thin-Fong Tsuei , W. Yamamoto
关键词:
摘要: The processor queuing model provides memory-hierarchy and system-design evaluation of memory-intensive commercial online-transaction-processing workloads on large multiprocessor systems. It differs from detailed cycle-accurate direct-execution simulations in that it does not simulate instruction execution. Instead, as analytical models, the authors build workload characteristics are easy to collect estimate. Because believe model's function is accurately generate memory traffic rest system, they a minimal set captures important interactions between complex system-memory hierarchy.
computer.org
acm.org
sci-hub.se 参考文章(6)
David H. Albonesi, Israel Koren, A Mean Value Analysis Multiprocessor Model Incorporating Superscalar Processors and Latency Tolerating Techniques International Journal of Parallel Programming. ,vol. 24, pp. 235- 263 ,(1996) , 10.1007/BF03356750
M. Durbhakula, V.S. Pai, S. Adve, Improving the accuracy vs. speed tradeoff for simulating shared-memory multiprocessors with ILP processors high-performance computer architecture. pp. 23- 32 ,(1999) , 10.1109/HPCA.1999.744317
V. Krishnan, J. Torrellas, An Direct-Execution Framework for Fast and Accurate Simulation of Superscalar Processors international conference on parallel architectures and compilation techniques. pp. 286- 293 ,(1998) , 10.5555/522344.825699
M. K. Vernon, E. D. Lazowska, J. Zahorjan, An accurate and efficient performance analysis technique for multiprocessor snooping cache-consistency protocols international symposium on computer architecture. ,vol. 16, pp. 308- 315 ,(1988) , 10.1145/633625.52435
Daniel J. Sorin, Mary K. Vernon, Vijay S. Pai, David A. Wood, Sarita V. Adve, Analytic evaluation of shared-memory systems with ILP processors international symposium on computer architecture. ,vol. 26, pp. 380- 391 ,(1998) , 10.1145/279358.279408
Suryanarayana N. Murthy Durbhakula, Improving the speed vs. accuracy tradeoff for simulating shared-memory multiprocessors with ILP processors ,(1998)