A Note on Negabinary Adder-Subtracter

作者: G.S. Rath , B. Chandramouli

DOI: 10.1080/03772063.1981.11452423

关键词: AdderSubtractorMathematical economicsArithmeticEngineering

摘要: The design of negabinary adder-subtracter using the principle minuend complementation is presented. This compared with existing designs and found to be faster.

参考文章(3)
GURURAJ S. RAO, M. NAGESH RAO, E. V. KRISHNAMURTHY, Logical design of a negative binary adder-subtracter International Journal of Electronics. ,vol. 36, pp. 537- 542 ,(1974) , 10.1080/00207217408900439
D.P. Agrawal, Negabinary complex-number multiplier Electronics Letters. ,vol. 10, pp. 502- 503 ,(1974) , 10.1049/EL:19740399
T. Kageyama, Y. Morizumi, E. Watanabe, A large-signal analysis of broad-band klystrons with design applications IEEE Transactions on Electron Devices. ,vol. 24, pp. 3- 12 ,(1977) , 10.1109/T-ED.1977.18670