摘要: A negabinary complex-number multiplier is proposed and its hardware requirements speed of operation are compared with the existing binary multiplier.
sci-hub.se 参考文章(6)
GURURAJ S. RAO, M. NAGESH RAO, E. V. KRISHNAMURTHY, Logical design of a negative binary adder-subtracter International Journal of Electronics. ,vol. 36, pp. 537- 542 ,(1974) , 10.1080/00207217408900439
P.V. Sankar, S. Chakrabarti, E.V. Krishnamurthy, Arithmetic Algorithms in a Negative Base IEEE Transactions on Computers. ,vol. C-22, pp. 120- 125 ,(1973) , 10.1109/T-C.1973.223671
D.P. Agrawal, Negabinary carry-look-ahead adder and fast multiplier Electronics Letters. ,vol. 10, pp. 312- 313 ,(1974) , 10.1049/EL:19740247
L.S. Houselander, Cellular-array negabinary multiplier Electronics Letters. ,vol. 10, pp. 168- 169 ,(1974) , 10.1049/EL:19740128
J. Deverell, Multiplication of complex numbers using iterative arrays Electronics Letters. ,vol. 7, pp. 205- 207 ,(1971) , 10.1049/EL:19710138
Dhirubhai V. Kanani, Kenneth H. O'Keefe, A Note on Conditional-Sum Addition for Base - 2 Systems IEEE Transactions on Computers. ,vol. C-22, pp. 626- 626 ,(1973) , 10.1109/TC.1973.5009117