Leveraging chip variability
作者： Darko Kirovski , Ray Bittner , Karthik Pattabiraman , Benjamin Zorn
DOI:
关键词: Voltage 、 Electronic engineering 、 Computer science 、 Leverage (statistics) 、 Physical factor 、 Chip
摘要: Embodiments are described that leverage variability of a chip. Different areas chip vary in terms reliability under same operating condition. The may be captured by measuring errors over different the A physical factor affects or controls likelihood an error on can varied. For example, voltage supplied to provided at levels. At each level factor, is tested for within regions. Some indication statistics regions stored and then used adjust power chip, behavior allow applications control how used, compute signature uniquely identifying etc.
lens.org 参考文章(20)
Keith Olson, Alex Kuang-Hsuan Tu, Reducing power consumption by disabling refresh of unused portions of DRAM during periods of device inactivity ,(2006)
Oliver Weinfurtner, Gerd Frankowsky, Louis Lu Chen Hsu, Dynamic dram refresh rate adjustment based on cell leakage monitoring ,(2001)
Takeshi Shimoyama, Information storage apparatus, information storage method, recording medium and program ,(2002)
Joe M. Jeddeloh, Systems and methods for monitoring a memory system ,(2010)
Roberto Gastaldi, Paolo Amato, Ferdinando Bedeschi, Method and apparatuses for customizable error correction of memory ,(2009)
Sanjiv Kapil, Power throttling in a memory system ,(2005)
Joe M. Jeddeloh, Variable memory refresh devices and methods ,(2009)
Joe M. Jeddeloh, Memory devices and methods for managing error regions ,(2010)
Terry L. Gilton, Software refreshed memory device and method ,(2003)
Vimal Bhalodia, SCALE DRAM subsystem power analysis Massachusetts Institute of Technology. ,(2005)