Power throttling in a memory system
作者： Sanjiv Kapil
DOI:
关键词:
摘要: A memory system is disclosed. The includes a controller coupled to one or more modules, at least of the modules including buffer. configured convey command in response detecting that no requests addressed have been received during specified window time. In command, buffer enter reduced power state. time may be either number refresh intervals sync intervals. maintains count
lens.org 参考文章(23)
George Apostol, Roderick J. McInnis, Peter R. Baran, Integrated circuit with unified memory system and dual bus architecture ,(1998)
Jeffery D. Carr, Memory controller optimization ,(2002)
Michel Cekleov, Russell N. Mirov, William M. Baldwin, Mark S. Young, Method and apparatus for reducing power consumption ,(2000)
Christopher S. Johnson, Brian Johnson, Memory device and method having low-power, high write latency mode and high-power, low write latency mode and/or independently selectable write latency ,(2003)
Robert Ellis, Michael Williams, Kuljit Bains, John Halbert, Chris Freeman, Integral memory buffer and serial presence detect capability for fully-buffered memory modules ,(2004)
Robert Allen Drehmel, John Michael Borkenhagen, Gerald Keith Bartley, James Anthony Marcella, Multi-node architecture with daisy chain communication link configurable to operate in unidirectional and bidirectional modes ,(2004)
Richard M. Barth, Ramprasad Satagopan, Pipelined memory controller and method of controlling access to memory devices in a memory system ,(2003)
Michael F. Deering, Michael G. Lavelle, Sample replication mode with depth value calculation ,(2003)
Scott Waldron, John C. Peck, Stephen T. Novak, Queue based memory controller ,(1999)
Pete D. Vogt, Memory channel with unidirectional links ,(2004)