Apparatus and method for switching an apparatus to a power saving mode
作者： Hans-Peter Trost , Steve Wood , Anthony Sanders , Richard Johannes Luyken , Georg Braun
DOI:
关键词: Asynchronous communication 、 Engineering 、 Signal 、 Electronic engineering 、 Power consumption 、 Mode (computer interface) 、 Power saving 、 Interface (computing)
摘要: An apparatus being connectable as a latch stage into asynchronous chain comprises reception interface, wherein upon receipt of the first signal at switches to one power saving mode and second mode, depending on interface offers consumption wake-up time in mode.
lens.org 参考文章(11)
Rami Marwan Nasr, FBsim and the Fully Buffered DIMM Memory System Architecture ,(2005)
Abhijit M. Abhyankar, Andrew V. Anderson, Craig E. Hampel, Richard M. Barth, Paul G. Davis, Ely K. Tsern, Donald C. Stark, Thomas J. Holman, Memory device and system including a low power interface ,(1998)
Darrell L. Cox, Serial architecture for memory module control ,(1993)
Hong Beom Pyeon, Hakjune Oh, Jin-Ki Kim, Daisy chain cascading devices ,(2006)
Steven C. Woo, Pradeep Batra, Consolidation of allocated memory to reduce power consumption ,(2001)
Sanjiv Kapil, Power throttling in a memory system ,(2005)
Dong-Yang Lee, Jung-Bae Samsung cha Apt Lee, Device and method for selecting power down exit ,(2003)
Chetan Hiremath, Neelam Chandwani, Udayan Mukherjee, Anthony Ambrose, Rakesh Dodeja, Predict computing platform memory power utilization ,(2006)
Christian L. Belady, Tom L. Vaden, System and method for controlling power to resources based on historical utilization data ,(2005)
Larry Thayer, Power throttling system and method for a memory controller ,(2005)