A Survey of Non-conventional Techniques for Low-voltage Low-power Analog Circuit Design

作者: F. Khateb , S. Vlassis , S. Bay Abo Dabbous

DOI:

关键词: AmplifierElectronic circuitCMOSIntegrated circuitTransconductanceLow voltageTransistorVoltageElectrical engineeringEngineeringElectronic engineering

摘要: Designing integrated circuits able to work under low-voltage (LV) low-power (LP) condition is currently undergoing a very considerable boom. Reducing voltage supply and power consumption of crucial factor since in general it ensures the device reli- ability, prevents overheating particu- lar prolongs operation period for battery powered devices. Recently, non-conventional techniques i.e. bulk- driven (BD), floating-gate (FG) quasi-floating-gate (QFG) have been proposed as powerful ways reduce design complexity push towards threshold MOS transistors (MOST). Therefore, this paper presents principle, advantages disadvantages each these techniques, enabling circuit designers choose proper technique based on application requirements. As an exam- ple three operational transconductance amplifiers (OTA) tech- niques are presented, only ±0.4 V 23.5 μW. PSpice simulation results using 0.18 μm CMOS technology from TSMC included verify functionality corre- spondence with theory.

参考文章(53)
Denis P. Galipeau, James C. Daly, Analog BiCMOS Design: Practices and Pitfalls ,(1999)
J.M. Carrillo, G. Torelli, R. Perez-Aloe, J.F. Duque-Carrillo, 1-V rail-to-rail bulk-driven CMOS OTA with enhanced gain and gain-bandwidth product european conference on circuit theory and design. ,vol. 1, pp. 261- 264 ,(2005) , 10.1109/ECCTD.2005.1522960
R.G. Carvajal, A. Torralba, J. Tombs, F. Muñoz, J. Ramírez-Angulo, Low Voltage Class AB Output Stage for CMOS Op-Amps Using Multiple Input Floating Gate Transistors Analog Integrated Circuits and Signal Processing. ,vol. 36, pp. 245- 249 ,(2003) , 10.1023/A:1024774506261
J. F. Duque-Carrillo, J. M. Carrillo, J. L. Ausín, G. Torelli, Input/Output Rail-to-Rail CMOS Operational Amplifier with Shaped Common-Mode Response Analog Integrated Circuits and Signal Processing. ,vol. 34, pp. 221- 232 ,(2003) , 10.1023/A:1022557817503
Akira Matsuzawa, Takakuni Douseki, Takakuni Douseki, Takayasu Sakurai, Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications ,(2006)