MARS: A Multiprocessor-Based Programmable Accelerator
作者： P. Agrawal , W.J. Dally , W.C. Fischer , H.V. Jagadish , A.S. Krishnakumar
关键词: Hardware acceleration 、 Multiprocessing 、 Very-large-scale integration 、 Embedded system 、 Telecommunications network 、 Acceleration 、 Flexibility (engineering) 、 Logic simulation 、 Computer science 、 Mars Exploration Program
摘要: MARS, short for microprogrammable accelerator rapid simulations, is a multiprocessor-based hardware that can efficiently implement wide range of computationally complex algorithms. In addition to accelerating many graph-related problem solutions, MARS ideally suited performing event-driven simulations VLSI circuits. Its highly pipelined and parallel architecture yields performance comparable existing special-purpose simulators. has the added advantage flexibility because its processors are custom-designed be reconfigurable. When programmed as logic simulator, should able achieve 1 million gate evaluations per second.
computer.org
sci-hub.se 参考文章(5)
Tom Blank, A Survey of Hardware Accelerators Used in Computer-Aided Design IEEE Design & Test of Computers. ,vol. 1, pp. 21- 39 ,(1984) , 10.1109/MDT.1984.5005647
W.J. Dally, R.E. Bryant, A Hardware Architecture for Switch-Level Simulation IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 4, pp. 239- 250 ,(1985) , 10.1109/TCAD.1985.1270120
Prasad Subramaniam, C. F. Chen, H. N. Nham, C-Y Lo, The Second Generation MOTIS Mixed-Mode Simulator design automation conference. pp. 10- 17 ,(1984) , 10.5555/800033.800767
P. Agrawal, Concurrency and Communication in Hardware Simulators IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 5, pp. 617- 623 ,(1986) , 10.1109/TCAD.1986.1270231
P. Agrawal, W. J. Dally, A. K. Ezzat, W. C. Fischer, H. V. Jagadish, A. S. Krishnakumar, Architecture and design of the MARS hardware accelerator 24th ACM/IEEE conference proceedings on Design automation conference - DAC '87. pp. 101- 107 ,(1987) , 10.1145/37888.37903