Fault Table Generation Using Graphics Processors
作者： Kanupriya Gulati , Sunil P Khatri , Kanupriya Gulati , Sunil P Khatri
DOI: 10.1007/978-1-4419-0944-2_9
关键词:
摘要: In this chapter, we explore the implementation of fault table generation on a graphics processing unit (GPU). A is essential for diagnosis and detection in VLSI testing debug. Generating requires extensive simulation, with no dropping, extremely expensive from computational standpoint.
springer.com
sci-hub.st 参考文章(22)
Kenneth R. Bowden, Jeremy Richman, The Modern Fault Dictionary. international test conference. pp. 696- 702 ,(1985)
Minesh B. Amin, Bapiraju Vinnakota, Workload Distribution in Fault Simulation Journal of Electronic Testing. ,vol. 10, pp. 277- 282 ,(1997) , 10.1023/A:1008275810655
Prithviraj Banerjee, Parallel algorithms for VLSI computer-aided design ,(1994)
Miron Abramovici, Melvin A. Breuer, Arthur D. Friedman, Digital Systems Testing and Testable Design ,(1990)
F. Ozguner, R. Daoud, Vectorized fault simulation on the Cray X-MP supercomputer international conference on computer aided design. pp. 198- 201 ,(1988) , 10.1109/ICCAD.1988.122493
M. Abramovici, Y.H. Levendel, P.R. Menon, A Logic Simulation Machine IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 2, pp. 82- 94 ,(1983) , 10.1109/TCAD.1983.1270024
Vinod Narayanan, Vijay Pitchumani, Fault simulation on massively parallel SIMD machines: algorithms, implementations and results Journal of Electronic Testing. ,vol. 3, pp. 79- 92 ,(1992) , 10.1007/BF00159833
P. Agrawal, W.J. Dally, W.C. Fischer, H.V. Jagadish, A.S. Krishnakumar, R. Tutundjian, MARS: A Multiprocessor-Based Programmable Accelerator IEEE Design & Test of Computers. ,vol. 4, pp. 28- 36 ,(1987) , 10.1109/MDT.1987.295211
Miron Abramovici, P. R. Menon, David T. Miller, Critical Path Tracing: An Alternative to Fault Simulation IEEE Design & Test of Computers. ,vol. 1, pp. 83- 93 ,(1984) , 10.1109/MDT.1984.5005582
K.J. Antreich, M.H. Schulz, Accelerated Fault Simulation and Fault Grading in Combinational Circuits IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 6, pp. 704- 712 ,(1987) , 10.1109/TCAD.1987.1270316