Workload Distribution in Fault Simulation
作者： Minesh B. Amin , Bapiraju Vinnakota
关键词:
摘要: Simulation at the gate level is computationally very expensive. Parallel processing one technique to reduce simulation time. Possessing knowledge of distribution computational activity in can aid parallelizing it efficiently. We present a new characterization workload fault simulation. An empirical analysis shows that circuit specific, and largely independent vector set being simulated. inexpensive method predict also discussed.
springer.com
sci-hub.se 参考文章(12)
Prithviraj Banerjee, Parallel algorithms for VLSI computer-aided design ,(1994)
T.M. Niermann, Wu-Tung Cheng, J.H. Patel, PROOFS: a fast, memory-efficient sequential circuit fault simulator IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 11, pp. 198- 207 ,(1992) , 10.1109/43.124398
Vinod Narayanan, Vijay Pitchumani, Fault simulation on massively parallel SIMD machines: algorithms, implementations and results Journal of Electronic Testing. ,vol. 3, pp. 79- 92 ,(1992) , 10.1007/BF00159833
S. Patil, P. Banerjee, Performance trade-offs in a parallel test generation/fault simulation environment IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 10, pp. 1542- 1558 ,(1991) , 10.1109/43.103504
N. Gouders, R. Kaibel, PARIS: a parallel pattern fault simulator for synchronous sequential circuits international conference on computer aided design. pp. 542- 545 ,(1991) , 10.1109/ICCAD.1991.185327
M.B. Amin, B. Vinnakota, Data parallel fault simulation international conference on computer design. pp. 610- 615 ,(1995) , 10.1109/ICCD.1995.528931
S.-E. Tai, D. Bhattacharya, Pipelined fault simulation on parallel machines using the circuit flow graph international conference on computer design. pp. 564- 567 ,(1993) , 10.1109/ICCD.1993.393314
M.B. Amin, B. Vinnakota, ZAMBEZI: a parallel pattern parallel fault sequential circuit fault simulator vlsi test symposium. pp. 438- 443 ,(1996) , 10.1109/VTEST.1996.510890
F. Brglez, D. Bryan, K. Kozminski, Combinational profiles of sequential benchmark circuits international symposium on circuits and systems. pp. 1929- 1934 ,(1989) , 10.1109/ISCAS.1989.100747
V.D. Agrawal, S.T. Chakradhar, Logic simulation and parallel processing international conference on computer aided design. pp. 496- 499 ,(1990) , 10.1109/ICCAD.1990.129963