Very dense integrated circuit package

作者: Johann Greschner , Howard L. Kalter , H. Bernhard Pogge

DOI:

关键词: Electronic engineeringMatching (statistics)Integrated circuitIntegrated circuit packagingChipSurface (mathematics)SemiconductorQuad Flat No-leads packageEngineering

摘要: An integrated circuit package including a carrier having surface topography of projections or recesses for supporting individual semiconductor chips conversely matching bottom to permit self-aligned positioning the chip on carrier.

参考文章(32)
John G. Richards, Hector Flores, Wendell B. Sander, Fabricating a semiconductor with an insulative coating ,(1994)
Philip A. Trask, Vincent A. Pillai, Gabriel G. Bakhit, Kirk R. Osborne, Kathryn J. Berg, Gary B. Warren, Method of forming an electrical via structure ,(1990)
Michael Gdula, Eric J. Wildi, Wolfgang Daum, Raymond A. Fillion, Herbert S. Cole, Robert J. Wojnarowski, Method for fabricating an integrated circuit module ,(1993)
William Paul Kornrumpf, Charles William Eichelberger, Robert John Wojnarowski, High density interconnect structure including a chamber ,(1993)
Charles William Eichelberger, Robert John Wojnarowski, Multichip integrated circuit packaging configuration and method ,(1986)
R.J. Wojnarowski, R.A. Fillion, B. Gorowitz, R. Saia, Three dimensional hybrid wafer scale integration using the GE high density interconnect technology 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration. pp. 309- 317 ,(1993) , 10.1109/ICWSI.1993.255247
CharlesW Eichelberger, Robert Wojnarowski, Kenneth Welles, Method and configuration for testing electronic circuits and integrated circuit chips using a removable overlay layer Microelectronics Reliability. ,vol. 30, ,(1989) , 10.1016/0026-2714(90)90386-2