Emerald - An Architecture-Driven Tool Compiler for FPGAs

作者: Darren C. Cronquist , Larry McMurchie

DOI: 10.1145/228370.228391

关键词: Field-programmable gate arrayArchitectureComputer architectureLogic blockRouting (electronic design automation)CompilerAND gateBlock (data storage)SchematicComputer scienceEmbedded system

摘要: Ideally, the development phase of a new FPGA architecture would make use reliable set mapping tools to produce accurate performance evaluations proposed designs. Unfortunately, given quick production time frames faced by most developers, tool construction is often postponed until after many architectural features have been frozen. To satisfy need for fast prototyping, we designed Emerald, powerful architecture-driven system tools. At its heart Emerald provides basic needed in all systems - logic block analysis, synthesis and technology mapping, global placement partitioning, detailed routing. Its CAD environment an efficient way thoroughly specify FPGA's routing architectures, as well architecture-specific metrics tailor Moreover, Emerald's parameterized schematic specifications allow veriations be quickly captured evaluated. The overall demonstrated on bus-oriented sea-of-gates similar Atmel 6000.

参考文章(4)
Dwight D. Hill, A CAD system for the design of field programmable gate arrays design automation conference. pp. 187- 192 ,(1991) , 10.1145/127601.127662
Kalapi Roy, Bingzhong (David) Guan, Carl Sechen, A sea-of-gates style FPGA placement algorithm international conference on vlsi design. ,vol. 4, pp. 293- 307 ,(1994) , 10.1155/1996/92380
Larry McMurchie, Carl Ebeling, PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs field programmable gate arrays. pp. 111- 117 ,(1995) , 10.1145/201310.201328