Conditionally accessible cache memory
作者： Alberto Rodrigo Mandler
DOI:
关键词: Non-uniform memory access 、 Page cache 、 Cache algorithms 、 Cache 、 Cache-only memory architecture 、 Uniform memory access 、 Computer science 、 Parallel computing 、 Computer network 、 Cache pollution 、 Cache coloring
摘要: A cache memory has a conditional access mechanism, operated by locking condition. The mechanism uses the condition to implement accessing of memory.
lens.org 参考文章(7)
Ravi Kumar Arimilli, Guy Lynn Guthrie, Lakshminarayana Baba Arimilli, William John Starke, John Steven Dodson, High speed lock acquisition mechanism with time parameterized cache coherency states ,(1999)
o Fujitsu Limited Miyake, o Fujitsu Limited Kamigata, Teruhiko c, Atsuhiro c, Hiroshi c, Hitoshi c, Yasuki c, o Fujitsu Limited Hirose, o Fujitsu Limited Suga, o Fujitsu Limited Nakamura, o Fujitsu Limited Yoda, o Fujitsu Limited Okano, Hideo c, Yoshio c, Method of controlling a cache memory to increase an access speed to a main memory, and a computer using the method ,(2000)
Kelvin S. Vartti, Method and apparatus for controlling memory storage locks based on cache line ownership ,(2000)
Ian Victor Devereux, Management of caches in a data processing apparatus ,(2001)
Reuven Marko, Oved Oz, Gideon Intrater, Alon Shacham, Donald B. Alpert, Selectively locking memory locations within a microprocessor's on-chip cache ,(1991)
Derrick R. Meyer, James Keller, David Arthur James Webb, Rahul Razdan, Daniel Lawrence Leibholz, Method and apparatus for optimizing the performance of LDxL and STxC interlock instructions in the context of a write invalidate protocol ,(1998)