A methodology and design environment for DSP ASIC fixed point refinement
作者： R. Cmar , L. Rijnders , P. Schaumont , S. Vernalde , I. Bolsens
关键词: Integrated circuit design 、 Hardware description language 、 Fixed point 、 Computer science 、 Computer engineering 、 Digital signal processing 、 Electronic engineering 、 Fixed-point arithmetic 、 Application-specific integrated circuit 、 Floating point 、 Quantization (signal processing) 、 Least significant bit
摘要: Complex signal processing algorithms are specified in floating point precision. When their hardware implementation requires fixed precision, type refinement is needed. The paper presents a methodology and design environment for this quantization process. method uses independent strategies fixing MSB LSB weights of signals. It enables short cycles by combining the strengths both analytical simulation based methods.
core.ac.uk
acm.org
sci-hub.se 参考文章(4)
Patrick Schaumont, Serge Vernalde, Luc Rijnders, Marc Engels, Ivo Bolsens, A programming environment for the design of complex high speed ASICs design automation conference. pp. 315- 320 ,(1998) , 10.1145/277044.277135
Seehyun Kim, Ki-Il Kum, Wonyong Sung, Fixed-point optimization utility for C and C++ based digital signal processing programs VLSI Signal Processing, VIII. pp. 197- 206 ,(1995) , 10.1109/VLSISP.1995.527491
Markus Willems, Volker Bürsgens, Holger Keding, Thorsten Grötker, Heinrich Meyr, System level fixed-point design based on an interpolative approach design automation conference. pp. 293- 298 ,(1997) , 10.1145/266021.266105
Wonyong Sung, Ki-Il Kum, Simulation-based word-length optimization method for fixed-point digital signal processing systems IEEE Transactions on Signal Processing. ,vol. 43, pp. 3087- 3090 ,(1995) , 10.1109/78.476465